

## 1. Product profile

### 1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS™ technology.

### 1.2 Features

- Logic level threshold
- Subminiature surface-mounted package
- Very fast switching

### 1.3 Applications



- Battery management
- High-speed switch
- Low power DC-to-DC converter

### 1.4 Quick reference data

- $V_{DS} \leq 30 \text{ V}$
- $R_{DSon} \leq 117 \text{ m}\Omega$  ( $V_{GS} = 10 \text{ V}$ )
- $I_D \leq 2.5 \text{ A}$
- $P_{tot} \leq 0.83 \text{ W}$

## 2. Pinning information

Table 1: Pinning

Pin	Description	Simplified outline	Symbol
1	gate (G)		
2	source (S)		
3	drain (D)	 SOT23	 mbb076

# PMV117EN

μTrenchMOS™ enhanced logic level FET



## 3. Ordering information

Table 2: Ordering information

Type number	Package			Version
	Name	Description		
PMV117EN	TO-236AB	plastic surface mounted package; 3 leads		SOT23

## 4. Limiting values

Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage (DC)	$25\text{ }^{\circ}\text{C} \leq T_j \leq 150\text{ }^{\circ}\text{C}$	-	30	V
$V_{DGR}$	drain-gate voltage (DC)	$25\text{ }^{\circ}\text{C} \leq T_j \leq 150\text{ }^{\circ}\text{C}; R_{GS} = 20\text{ k}\Omega$	-	30	V
$V_{GS}$	gate-source voltage (DC)		-	$\pm 20$	V
$I_D$	drain current (DC)	$T_{sp} = 25\text{ }^{\circ}\text{C}; V_{GS} = 10\text{ V}$ ; <a href="#">Figure 2</a> and <a href="#">3</a>	-	2.5	A
		$T_{sp} = 100\text{ }^{\circ}\text{C}; V_{GS} = 10\text{ V}$ ; <a href="#">Figure 2</a>	-	1.6	A
$I_{DM}$	peak drain current	$T_{sp} = 25\text{ }^{\circ}\text{C}$ ; pulsed; $t_p \leq 10\text{ }\mu\text{s}$ ; <a href="#">Figure 3</a>	-	10	A
$P_{tot}$	total power dissipation	$T_{sp} = 25\text{ }^{\circ}\text{C}$ ; <a href="#">Figure 1</a>	-	0.83	W
$T_{stg}$	storage temperature		-65	+150	$^{\circ}\text{C}$
$T_j$	junction temperature		-65	+150	$^{\circ}\text{C}$
<b>Source-drain diode</b>					
$I_S$	source (diode forward) current (DC)	$T_{sp} = 25\text{ }^{\circ}\text{C}$	-	0.8	A
$I_{SM}$	peak source (diode forward) current	$T_{sp} = 25\text{ }^{\circ}\text{C}$ ; pulsed; $t_p \leq 10\text{ }\mu\text{s}$	-	3.3	A

# PMV117EN

$\mu$ TrenchMOS™ enhanced logic level FET



## 5. Characteristics

**Table 4: Characteristics**

$T_j = 25^\circ\text{C}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static characteristics</b>						
$V_{(\text{BR})\text{DSS}}$	drain-source breakdown voltage	$I_D = 10 \mu\text{A}; V_{GS} = 0 \text{ V}$				
		$T_j = 25^\circ\text{C}$	30	37	-	V
		$T_j = -55^\circ\text{C}$	27	-	-	V
$V_{GS(\text{th})}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$ ; <a href="#">Figure 9</a> and <a href="#">10</a>				
		$T_j = 25^\circ\text{C}$	1.5	2	-	V
		$T_j = 150^\circ\text{C}$	1.1	-	-	V
		$T_j = -55^\circ\text{C}$	-	-	2.7	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 24 \text{ V}; V_{GS} = 0 \text{ V}$				
		$T_j = 25^\circ\text{C}$	-	0.01	0.5	$\mu\text{A}$
		$T_j = 150^\circ\text{C}$	-	-	10	$\mu\text{A}$
$I_{GSS}$	gate-source leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{DS\text{on}}$	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 500 \text{ mA}$ ; <a href="#">Figure 6</a> and <a href="#">8</a>				
		$T_j = 25^\circ\text{C}$	-	74	117	$\text{m}\Omega$
		$V_{GS} = 4.5 \text{ V}; I_D = 500 \text{ mA}$ ; <a href="#">Figure 6</a> and <a href="#">8</a>	-			
		$T_j = 25^\circ\text{C}$	-	117	190	$\text{m}\Omega$
		$T_j = 150^\circ\text{C}$	-	188	300	$\text{m}\Omega$
<b>Dynamic characteristics</b>						
$Q_{g(\text{tot})}$	total gate charge	$I_D = 0.5 \text{ A}; V_{DD} = 15 \text{ V}; V_{GS} = 10 \text{ V}$	-	4.6	-	nC
$Q_{gs}$	gate-source charge	<a href="#">Figure 11</a>	-	0.6	-	nC
$Q_{gd}$	gate-drain (Miller) charge		-	1.35	-	nC
$C_{iss}$	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 10 \text{ V}; f = 1 \text{ MHz}$	-	147	-	pF
$C_{oss}$	output capacitance	<a href="#">Figure 13</a>	-	65	-	pF
$C_{rss}$	reverse transfer capacitance		-	41	-	pF
$t_{d(on)}$	turn-on delay time	$V_{DD} = 15 \text{ V}; R_L = 15 \Omega; V_{GS} = 10 \text{ V}$	-	4	-	ns
$t_r$	rise time		-	7.5	-	ns
$t_{d(off)}$	turn-off delay time		-	18	-	ns
$t_f$	fall time		-	13	-	ns
<b>Source-drain diode</b>						
$V_{SD}$	source-drain (diode forward) voltage	$I_S = 0.83 \text{ A}; V_{GS} = 0 \text{ V}$ ; <a href="#">Figure 12</a>	-	0.7	1.2	V
$t_{rr}$	reverse recovery time	$I_S = 1 \text{ A}; dI_S/dt = -100 \text{ A}/\mu\text{s}; V_{GS} = 0 \text{ V}$ ; $V_{DS} = 25 \text{ V}$	-	69	-	ns