

PIC24FJ64GA004 Family Data Sheet

28/44-Pin General Purpose, 16-Bit Flash Microcontrollers

© 2010 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-60932-022-5

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/44-Pin General Purpose, 16-Bit Flash Microcontrollers

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator with 4x PLL Option and Multiple Divide Options
- · 17-Bit by 17-Bit Single-Cycle Hardware Multiplier
- · 32-Bit by 16-Bit Hardware Divider
- 16-Bit x 16-Bit Working Register Array
- · C Compiler Optimized Instruction Set Architecture:
 - 76 base instructions
 - Flexible addressing modes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Special Microcontroller Features:

- Operating Voltage Range of 2.0V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Flash Program Memory:
- 10,000 erase/write
 - 20-year data retention minimum
- Power Management modes:
 - Sleep, Idle, Doze and Alternate Clock modes
 - Operating current 650 µA/MIPS typical at 2.0V
 - Sleep current 150 nA typical at 2.0V
- Fail-Safe Clock Monitor Operation:
 - Detects clock failure and switches to on-chip, low-power RC oscillator
- · On-Chip, 2.5V Regulator with Tracking mode
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with On-Chip, Low-Power RC Oscillator for Reliable Operation
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan Support

Analog Features:

- 10-Bit, up to 13-Channel Analog-to-Digital Converter:
 500 ksps conversion rate
 - Conversion available during Sleep and Idle
- Dual Analog Comparators with Programmable Input/Output Configuration

Peripheral Features:

- · Peripheral Pin Select:
 - Allows independent I/O mapping of many peripherals
 - Up to 26 available pins (44-pin devices)
 - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
- 8-Bit Parallel Master/Slave Port (PMP/PSP):
 - Up to 16-bit multiplexed addressing, with up to 11 dedicated address pins on 44-pin devices
 - Programmable polarity on control lines
- Hardware Real-Time Clock/Calendar (RTCC):
 Provides clock, calendar and alarm functions
- Programmable Cyclic Redundancy Check (CRC)
- Two 3-Wire/4-Wire SPI modules (support 4 Frame modes) with 8-Level FIFO Buffer
- Two I²C[™] modules support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- Two UART modules:
 - Supports RS-485, RS-232, and LIN 1.2
- On-chip hardware encoder/decoder for IrDA®
- Auto-wake-up on Start bit
- Auto-Baud Detect
- 4-level deep FIFO buffer
- Five 16-Bit Timers/Counters with Programmable Prescaler
- Five 16-Bit Capture Inputs
- Five 16-Bit Compare/PWM Outputs
- · Configurable Open-Drain Outputs on Digital I/O Pins
- Up to 4 External Interrupt Sources

					Re	mappabl	e Peripher			s	_			
PIC24FJ Device	Pins	Program Memory (bytes)	SRAM (bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/ PWM Output	UART w/ IrDA [®]	IdS	I²C™	10-Bit A/D (ch)	Comparators	dSd/dWd	JTAG
16GA002	28	16K	4K	16	5	5	5	2	2	2	10	2	Y	Y
32GA002	28	32K	8K	16	5	5	5	2	2	2	10	2	Y	Y
48GA002	28	48K	8K	16	5	5	5	2	2	2	10	2	Y	Y
64GA002	28	64K	8K	16	5	5	5	2	2	2	10	2	Y	Y
16GA004	44	16K	4K	26	5	5	5	2	2	2	13	2	Y	Y
32GA004	44	32K	8K	26	5	5	5	2	2	2	13	2	Y	Y
48GA004	44	48K	8K	26	5	5	5	2	2	2	13	2	Y	Y
64GA004	44	64K	8K	26	5	5	5	2	2	2	13	2	Y	Y

Pin Diagrams



Pin Diagrams (Continued)



Pin Diagrams (Continued)



Table of Contents

1.0	Device Overview	9
2.0	Guidelines for Getting Started with 16-bit Microcontrollers	19
3.0	CPU	25
4.0	Memory Organization	31
5.0	Flash Program Memory	49
6.0	Resets	55
7.0	Interrupt Controller	61
8.0	Oscillator Configuration	95
9.0	Power-Saving Features	103
10.0	I/O Ports	105
11.0	Timer1	125
12.0	Timer2/3 and Timer4/5	127
13.0	Input Capture	133
14.0	Output Compare	135
15.0	Serial Peripheral Interface (SPI)	
16.0	Inter-Integrated Circuit (I ² C TM)	
17.0	Universal Asynchronous Receiver Transmitter (UART)	159
	Parallel Master Port (PMP)	
19.0	Real-Time Clock And Calendar (RTCC)	
20.0	Programmable Cyclic Redundancy Check (CRC) Generator	187
21.0	10-Bit High-Speed A/D Converter	191
22.0	Comparator Module	201
23.0	Comparator Voltage Reference	205
24.0	Special Features	207
25.0	Development Support	217
26.0	Instruction Set Summary	
27.0	Electrical Characteristics	229
28.0	Packaging Information	247
	ndix A: Revision History	
Appe	ndix B: Additional Guidance for PIC24FJ64GA004 Family Applications	260
Index		. 261
The N	/icrochip Web Site	265
Custo	mer Change Notification Service	265
Custo	mer Support	265
	er Response	
Produ	uct Identification System	267

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ16GA002
- PIC24FJ32GA002
- PIC24FJ48GA002
- PIC24FJ64GA002
- PIC24FJ16GA004
- PIC24FJ32GA004
- PIC24FJ48GA004
- PIC24FJ64GA004

This family introduces a new line of Microchip devices: a 16-bit microcontroller family with a broad peripheral feature set and enhanced computational performance. The PIC24FJ64GA004 family offers a new migration option for those high-performance applications which may be outgrowing their 8-bit platforms, but don't require the numerical processing power of a digital signal processor.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- · Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages such as 'C'
- · Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FJ64GA004 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- On-the-Fly Clock Switching: The device clock can be changed under software control to the Timer1 source or the internal, low-power RC oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.
- Doze Mode Operation: When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ64GA004 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- A Fast Internal Oscillator (FRC) with a nominal 8 MHz output, which can also be divided under software control to provide clock speeds as low as 31 kHz.
- A Phase Lock Loop (PLL) frequency multiplier, available to the External Oscillator modes and the FRC oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor. This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. This is true when moving between devices with the same pin count, or even jumping from 28-pin to 44-pin devices.

The PIC24F family is pin-compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

1.2 Other Special Features

- Communications: The PIC24FJ64GA004 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are two independent I²C modules that support both Master and Slave modes of operation. Devices also have, through the peripheral pin select feature, two independent UARTs with built-in IrDA encoder/decoders and two SPI modules.
- Peripheral Pin Select: The peripheral pin select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Parallel Master/Enhanced Parallel Slave Port: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit and 16-bit data transfers with up to 16 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds.

1.3 Details on Individual Family Members

Devices in the PIC24FJ64GA004 family are available in 28-pin and 44-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in two ways:

- Flash program memory (64 Kbytes for PIC24FJ64GA devices, 48 Kbytes for PIC24FJ48GA devices, 32 Kbytes for PIC24FJ32GA devices and 16 Kbytes for PIC24FJ16GA devices).
- 2. Internal SRAM memory (4k for PIC24FJ16GA devices, 8k for all other devices in the family).
- Available I/O pins and ports (21 pins on 2 ports for 28-pin devices and 35 pins on 3 ports for 44-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1.

A list of the pin features available on the PIC24FJ64GA004 family devices, sorted by function, is shown in Table 1-2. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

TABLE 1-1. DEVICE FEATURES FOR THE FIC24FJ04GA004 FAMILT											
Features	16GA002	32GA002	48GA002	64GA002	16GA004	32GA004	48GA004	64GA004			
Operating Frequency		DC – 32 MHz									
Program Memory (bytes)	16K	32K	48K	64K	16K	32K	48K 64K				
Program Memory (instructions)	5,504	11,008	16,512	22,016	5,504	11,008	16,512	22,016			
Data Memory (bytes)	4096		8192		4096		8192				
Interrupt Sources (soft vectors/NMI traps)				4 (39		•					
I/O Ports		Ports	; А, В			Ports /	A, B, C				
Total I/O Pins		2	1			3	5				
Timers:											
Total Number (16-bit)	5 ⁽¹⁾										
32-Bit (from paired 16-bit timers)	2										
Input Capture Channels	5 ⁽¹⁾										
Output Compare/PWM Channels	5 ⁽¹⁾										
Input Change Notification Interrupt		2	0								
Serial Communications:	,										
UART	2 ⁽¹⁾										
SPI (3-wire/4-wire)	2 ⁽¹⁾										
I ² C™	2										
Parallel Communications (PMP/PSP)	Yes										
JTAG Boundary Scan				Ye	es						
10-Bit Analog-to-Digital Module (input channels)		1	0			13					
Analog Comparators				2	2						
Remappable Pins	16 26										
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)										
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations										
Packages	28-Pin SPDIP/SSOP/SOIC/QFN 44-Pin QFN/TQFP										

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ64GA004 FAMILY

Note 1: Peripherals are accessible through remappable pins.



		Pin Number							
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	VO	Input Buffer	Description			
AN0	2	27	19	I	ANA	A/D Analog Inputs.			
AN1	3	28	20	I	ANA				
AN2	4	1	21	I	ANA				
AN3	5	2	22	I	ANA				
AN4	6	3	23	I	ANA				
AN5	7	4	24	I	ANA				
AN6	_		25	I	ANA				
AN7	_		26	Ι	ANA				
AN8	_		27	Ι	ANA	-			
AN9	26	23	15	I	ANA				
AN10	25	22	14	I	ANA				
AN11	24	21	11	I	ANA				
AN12	23	20	10	I	ANA				
ASCL1	15	12	42	I/O	I ² C	Alternate I2C1 Synchronous Serial Clock Input/Output. ⁽¹⁾			
ASDA1	14	11	41	I/O	I ² C	Alternate I2C2 Synchronous Serial Clock Input/Output. (1)			
AVDD	_		17	Р	_	Positive Supply for Analog Modules.			
AVss	_		16	Р	_	Ground Reference for Analog Modules.			
C1IN-	6	3	23	I	ANA	Comparator 1 Negative Input.			
C1IN+	7	4	24	I	ANA	Comparator 1 Positive Input.			
C2IN-	4	1	21	I	ANA	Comparator 2 Negative Input.			
C2IN+	5	2	22	I	ANA	Comparator 2 Positive Input.			
CLKI	9	6	30	I	ANA	Main Clock Input Connection.			
CLKO	10	7	31	0	—	System Clock Output.			

	TABLE 1-2:	PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS
--	------------	---

Legend: TTL = TTL input buffer

ANA = Analog level input/output

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description
CN0	12	9	34	Ι	ST	Interrupt-on-Change Inputs.
CN1	11	8	33	I	ST	
CN2	2	27	19	I	ST	
CN3	3	28	20	I	ST	
CN4	4	1	21	I	ST	
CN5	5	2	22	I	ST	
CN6	6	3	23	I	ST	
CN7	7	4	24	I	ST	
CN8	_	_	25	I	ST	
CN9	_	_	26	I	ST	
CN10	_	_	27	I	ST	
CN11	26	23	15	I	ST	
CN12	25	22	14	I	ST	
CN13	24	21	11	I	ST	
CN14	23	20	10	I	ST	
CN15	22	19	9	I	ST	
CN16	21	18	8	I	ST	
CN17	_	_	3	I	ST	
CN18	_	_	2	I	ST	
CN19	_	_	5	I	ST	
CN20	_	_	4	I	ST	
CN21	18	15	1	I	ST	
CN22	17	14	44	I	ST	
CN23	16	13	43	I	ST	
CN24	15	12	42	I	ST	
CN25	_	_	37	I	ST	
CN26	_	_	38	I	ST	
CN27	14	11	41	I	ST	
CN28	_	_	36	I	ST	-
CN29	10	7	31	I	ST	-
CN30	9	6	30	I	ST	-
CVREF	25	22	14	0	ANA	Comparator Voltage Reference Output.
DISVREG	19	16	6	I	ST	Voltage Regulator Disable.
EMUC1	5	2	21	I/O	ST	In-Circuit Emulator Clock Input/Output.
EMUD1	4	1	22	I/O	ST	In-Circuit Emulator Data Input/Output.
EMUC2	22	19	9	I/O	ST	In-Circuit Emulator Clock Input/Output.
EMUD2	21	18	8	I/O	ST	In-Circuit Emulator Data Input/Output.
EMUC3	15	12	42	I/O	ST	In-Circuit Emulator Clock Input/Output.
EMUD3	14	11	41	I/O	ST	In-Circuit Emulator Data Input/Output.
NT0	16	13	43	I	ST	External Interrupt Input.
MCLR	1	26	18	I	ST	Master Clear (device Reset) Input. This line is brought lov to cause a Reset.

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

		Pin Number							
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	r			
OSCI	9	6	30	I	ANA	Main Oscillator Input Connection.			
OSCO	10	7	31	0	ANA	Main Oscillator Output Connection.			
PGC1	5	2	22	I/O	ST	In-Circuit Debugger and ICSP™ Programming Clock			
PGD1	4	1	21	I/O	ST	In-Circuit Debugger and ICSP Programming Data.			
PGC2	22	19	9	I/O	ST	In-Circuit Debugger and ICSP Programming Clock.			
PGD2	21	18	8	I/O	ST	In-Circuit Debugger and ICSP Programming Data.			
PGC3	14	12	42	I/O	ST	In-Circuit Debugger and ICSP Programming Clock.			
PGD3	15	11	41	I/O	ST	In-Circuit Debugger and ICSP Programming Data.			
PMA0	10	7	3	I/O	ST/TTL	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).			
PMA1	12	9	2	I/O	ST/TTL	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).			
PMA2	_		27	0	_	Parallel Master Port Address (Demultiplexed Master			
PMA3	—	_	38	0	—	modes).			
PMA4	_	_	37	0	_				
PMA5	—	_	4	0	_				
PMA6	—	_	5	0	_				
PMA7	_		13	0	_				
PMA8	_		32	0	_				
PMA9	—	_	35	0	_				
PMA10	—	_	12	0	_				
PMA11	—	_	—	0	_				
PMA12	—	_	_	0	_				
PMA13	—	_	—	0	—				
PMBE	11	8	36	0	—	Parallel Master Port Byte Enable Strobe.			
PMCS1	26	23	15	0	—	Parallel Master Port Chip Select 1 Strobe/Address Bit 14.			
PMD0	23	20	10	I/O	ST/TTL	Parallel Master Port Data (Demultiplexed Master mode) or			
PMD1	22	19	9	I/O	ST/TTL	Address/Data (Multiplexed Master modes).			
PMD2	21	18	8	I/O	ST/TTL				
PMD3	18	15	1	I/O	ST/TTL				
PMD4	17	14	44	I/O	ST/TTL]			
PMD5	16	13	43	I/O	ST/TTL				
PMD6	15	12	42	I/O	ST/TTL				
PMD7	14	11	41	I/O	ST/TTL]			
PMRD	24	21	11	0	—	Parallel Master Port Read Strobe.			
PMWR	25	22	14	0	—	Parallel Master Port Write Strobe.			
Legend:	TTL = TTL inp	ut buffer				Schmitt Trigger input buffer			

TABLE 1-2:	PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CON	ITINUED)

ANA = Analog level input/output

 $I^2C^{\text{TM}} = I^2C/SMBus \text{ input buffer}$

		Pin Number				
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	VO	Input Buffer	Description
RA0	2	27	19	I/O	ST	PORTA Digital I/O.
RA1	3	28	20	I/O	ST	
RA2	9	6	30	I/O	ST	
RA3	10	7	31	I/O	ST	
RA4	12	9	34	I/O	ST	
RA7	_		13	I/O	ST	
RA8	_	_	32	I/O	ST	
RA9	_		35	I/O	ST	
RA10	_	_	12	I/O	ST	
RB0	4	1	21	I/O	ST	PORTB Digital I/O.
RB1	5	2	22	I/O	ST	
RB2	6	3	23	I/O	ST	-
RB3	7	4	24	I/O	ST	-
RB4	11	8	33	I/O	ST	-
RB5	14	11	41	I/O	ST	-
RB6	15	12	42	I/O	ST	-
RB7	16	13	43	I/O	ST	
RB8	17	14	44	I/O	ST	-
RB9	18	15	1	I/O	ST	-
RB10	21	18	8	I/O	ST	
RB11	22	19	9	I/O	ST	
RB12	23	20	10	I/O	ST	
RB13	24	21	11	I/O	ST	
RB14	25	22	14	I/O	ST	
RB15	26	23	15	I/O	ST	
RC0	_		25	I/O	ST	PORTC Digital I/O.
RC1	_		26	I/O	ST	
RC2	_	_	27	I/O	ST	1
RC3	_	—	36	I/O	ST]
RC4	_	—	37	I/O	ST	1
RC5	_	—	38	I/O	ST	1
RC6	_	—	2	I/O	ST	1
RC7	_	—	3	I/O	ST	1
RC8	_	_	4	I/O	ST	1
RC9	_	—	5	I/O	ST	1
Legend:	TTL = TTL inp ANA = Analog		utput		ST = S I ² C™	Schmitt Trigger input buffer = I ² C/SMBus input buffer

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

		Pin Number							
Function	28-Pin SPDIP/ SSOP/SOIC		44-Pin QFN/TQFP	I/O	Input Buffer	Description			
RP0	4	1	21	I/O	ST	Remappable Peripheral.			
RP1	5	2	22	I/O	ST				
RP2	6	3	23	I/O	ST				
RP3	7	4	24	I/O	ST				
RP4	11	8	33	I/O	ST				
RP5	14	11	41	I/O	ST				
RP6	15	12	42	I/O	ST				
RP7	16	13	43	I/O	ST				
RP8	17	14	44	I/O	ST				
RP9	18	15	1	I/O	ST				
RP10	21	18	8	I/O	ST				
RP11	22	19	9	I/O	ST	-			
RP12	23	20	10	I/O	ST	-			
RP13	24	21	11	I/O	ST	-			
RP14	25	22	14	I/O	ST	-			
RP15	26	23	15	I/O	ST	-			
RP16	_	_	25	I/O	ST				
RP17	_		26	I/O	ST	-			
RP18	_	_	27	I/O	ST	-			
RP19	_		36	I/O	ST	-			
RP20	_		37	I/O	ST	-			
RP21	_	_	38	I/O	ST	-			
RP22	_	_	2	I/O	ST				
RP23	_		3	I/O	ST	-			
RP24	_	_	4	I/O	ST	-			
RP25	_	_	5	I/O	ST	1			
RTCC	25	22	14	0	—	Real-Time Clock Alarm Output.			
SCL1	17	14	44	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.			
SCL2	7	4	24	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.			
SDA1	18	15	1	I/O	l ² C	I2C1 Data Input/Output.			
SDA2	6	3	23	I/O	l ² C	I2C2 Data Input/Output.			
SOSCI	11	8	33	I	ANA	Secondary Oscillator/Timer1 Clock Input.			
SOSCO	12	9	34	0	ANA	Secondary Oscillator/Timer1 Clock Output.			
Legend:	TTL = TTL inp	ut buffer			ST = 5	Schmitt Trigger input buffer			

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

egend: TTL = TTL input buffer ANA = Analog level input/output

SI = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus input buffer$

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

	I	Pin Number				Description		
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer			
T1CK	12	9	34	Ι	ST	Timer1 Clock.		
ТСК	17	14	13	I	ST	JTAG Test Clock Input.		
TDI	21	18	35	I	ST	JTAG Test Data Input.		
TDO	18	15	32	0		JTAG Test Data Output.		
TMS	22	19	12	I	ST	JTAG Test Mode Select Input.		
Vdd	13, 28	10, 25	28, 40	Р	_	Positive Supply for Peripheral Digital Logic and I/O Pins.		
VDDCAP	20	17	7	Р		External Filter Capacitor Connection (regulator enabled).		
VDDCORE	20	17	7	Ρ	—	Positive Supply for Microcontroller Core Logic (regulator disabled).		
VREF-	3	28	20	I	ANA	A/D and Comparator Reference Voltage (low) Input.		
VREF+	2	27	19	I	ANA	A/D and Comparator Reference Voltage (high) Input.		
Vss	8, 27	5, 24	29, 39	Р	_	Ground Reference for Logic and I/O Pins.		
Legend:	TTL = TTL inp	ut buffer	•		ST = 5	Schmitt Trigger input buffer		

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffe $I^2C^{TM} = I^2C/SMBus$ input buffer

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FJ64GA004 Family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG/DISVREG and VCAP/VDDCORE pins (PIC24FJ devices only) (see Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



Key (all values are recommendations):

C1 through C6: 0.1 µF, 20V ceramic

C7: 10 $\mu\text{F},\,6.3\text{V}$ or greater, tantalum or ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)" for explanation of ENVREG/DISVREG pin connections.
 - 2: The example shown is for a PIC24F device with five VDD/VSs and AVDD/AVSs pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



Overstress (EOS). Ensure that the MCLR pin

VIH and VIL specifications are met.

2.4 Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)

Note:	This sectio	n applies	only	to	PIC24FJ
	devices with	an on-chi	p volta	age	regulator.

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:

- For ENVREG, tie to VDD to enable the regulator, or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator

Refer to **Section 24.2** "**On-Chip Voltage Regulator**" for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR (<5 Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata GRM21BF50J106ZE01 (10 μ F, 6.3V) or equivalent. Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 27.0** "Electrical Characteristics" for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 27.0** "**Electrical Characteristics**" for information on VDD and VDDCORE.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 25.0 "Development Support**".

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro® Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-4: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins. Depending on the particular device, this is done by setting all bits in the ADnPCFG register(s), or clearing all bit in the ANSx registers.

All PIC24F devices will have either one or more ADnPCFG registers or several ANSx registers (one for each port); no device will have both. Refer to **Section 21.0 "10-Bit High-Speed A/D Converter"** for more specific information.

The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the ADC module, as follows:

- For devices with an ADnPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.

When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ADnPCFG or ANSx registers. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

NOTES:

3.0 CPU

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 2. CPU" (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit, integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.

3.1 **Programmer's Model**

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory mapped.



16-Bit ALU

16

To Peripheral Modules

[´]16

TABLE 3-1: CPU CORE REGISTERS

Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register

FIGURE 3-2: PROGRAMMER'S MODEL



3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
	—	—	_	—	—		DC			
bit 15							bit 8			
R/W-0 ⁽	1) R/W-0(1)	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
IPL2 ⁽²⁾		IPL0 ⁽²⁾	RA	N	OV	Z	C			
bit 7		20	101				bit (
Legend:										
R = Read	able bit	W = Writable b	pit	U = Unimplen	nented bit, read	l as '0'				
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown			
bit 15-9	Unimpleme	nted: Read as '0	3							
bit 8	-	If Carry/Borrow b								
		out from the 4th I		for byte-sized da	ata) or 8th low-o	order bit (for w	ord-sized data			
		sult occurred								
	•	-out from the 4th			esult has occurr	ed				
bit 7-5		CPU Interrupt Pri								
		nterrupt priority length interrupt priority			disabled.					
		01 = CPU Interrupt Priority Level is 5 (13) 00 = CPU interrupt priority level is 4 (12)								
		nterrupt priority								
		nterrupt priority I								
		nterrupt priority l								
bit 4		nterrupt priority le Loop Active bit								
DIL 4		loop in progress								
		loop not in progr	ess							
bit 3	N: ALU Nega	ative bit								
	1 = Result w									
	0 = Result w	as non-negative	(zero or posit	tive)						
bit 2	OV: ALU OV									
		occurred for sig		plement) arithm	etic in this arith	metic operatio	n			
bit 1	Z: ALU Zero	bit								
		ation which effect t recent operatio			•		sult)			
bit 0	C: ALU Carr									
Sit 0		out from the Most	Significant b	it of the result o	ccurred					
		-out from the Mo								
Note 1:	The IPL Status b	its are read-only	when NSTDI	S (INTCON1<1	5>) = 1.					
2:	The IPL Status b					n the CPU Inte	errupt Priority			
	Level (IPL). The	value in parenth	eses indicate	s the IPL when	IPL3 = 1.					

REGISTER 3-2:	CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	
bit 15						•	bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
_	_	—	_	IPL3 ⁽¹⁾	PSV	—	
bit 7				•	•		bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space visible in data space
	0 = Program space not visible in data space
bit 1-0	Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided below in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description				
ASR	Arithmetic shift right source register by one or more bits.				
SL	Shift left source register by one or more bits.				
LSR	Logical shift right source register by one or more bits.				

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and busses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 **Program Address Space**

The program address memory space of the PIC24FJ64GA004 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in **Section 4.3** "Interfacing **Program and Data Memory Spaces**".

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FJ64GA004 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ64GA004 FAMILY DEVICES



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.

4.1.3 FLASH CONFIGURATION WORDS

In PIC24FJ64GA004 family devices, the top two words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration registers. The addresses of the Flash Configuration Word for devices in the PIC24FJ64GA004 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words do not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in **Section 24.1** "**Configuration Bits**".

TABLE 4-1: FLASH CONFIGURATION WORDS FOR PIC24FJ64GA004 FAMILY DEVICES

Device	Program Memory (K words)	Configuration Word Addresses
PIC24FJ16GA	5.5	002BFCh: 002BFEh
PIC24FJ32GA	11	0057FCh: 0057FEh
PIC24FJ48GA	16	0083FCh: 0083FEh
PIC24FJ64GA	22	00ABFCh: 00ABFEh

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

msw Address	most signi		u	least significant wo	Jiu	PC Address (Isw Address
Audress		۸	\sim			(ISW Address
		23	16	8	0	
000001h	00000000					000000h
000003h	00000000					000002h
000005h	00000000					000004h
000007h	00000000					000006h
	<u> </u>	\sim		~		
	Program Memory 'Phantom' Byte (read as '0')	/	Instruc	tion Width		

4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the program space visibility area (see **Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility"**). PIC24FJ64GA family devices implement a total of 8 Kbytes of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.



4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC^{\circledast} devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address (EA) calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word which contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

4.2.4 SFR SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where SFRs are actually implemented, is shown in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-24.

	SFR Space Address								
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0	
000h	Core			ICN	Interrupts			_	
100h	Tim	ners	Capture	_	Compare	—	_	_	
200h	l ² C™	UART	S	SPI — —		I/O			
300h	A/D —			_		—		_	
400h	_	—	_	_	_	—	_	_	
500h	_	—	_	_	_	—	_	_	
600h	PMP	RTC/Comp	CRC	_	PPS				
700h	_	—	System	NVM/PMD	_	—	_	—	

TABLE 4-2:IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block

	-т-Ј.																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working I	Register 0								0000
WREG1	0002								Working I	Register 1								0000
WREG2	0004								Working I	Register 2								0000
WREG3	0006								Working I	Register 3								0000
WREG4	0008								Working I	Register 4								0000
WREG5	000A		Working Register 5															0000
WREG6	000C		Working Register 6														0000	
WREG7	000E		Working Register 7														0000	
WREG8	0010		Working Register 8														0000	
WREG9	0012		Working Register 9														0000	
WREG10	0014		Working Register 10														0000	
WREG11	0016								Working F	Register 11								0000
WREG12	0018		Working Register 12															0000
WREG13	001A								Working F	Register 13								0000
WREG14	001C								Working F	Register 14								0000
WREG15	001E								Working F	Register 15								0800
SPLIM	0020							Stack	Pointer Lin	nit Value Re	egister							xxxx
PCL	002E							Progra	m Counter	Low Byte R	legister							0000
PCH	0030	_		_	—		_		_			Progra	m Counter	Register Hig	gh Byte			0000
TBLPAG	0032	_		—	—		—		_			Table N	lemory Pag	e Address I	Register			0000
PSVPAG	0034	—		_	—	_		—	—		P	Program Spa	ace Visibility	/ Page Add	ress Registe	er		0000
RCOUNT	0036							Rep	eat Loop C	ounter Reg	ister							xxxx
SR	0042	—		_	—	_			DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	0044	_		_	—		_	_	_	_	_		_	IPL3	PSV	_	_	0000
DISICNT	0052	_	-						Disab	le Interrupts	Counter R	egister						xxxx

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: ICN REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE ⁽¹⁾	CN9IE ⁽¹⁾	CN8IE ⁽¹⁾	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	-	CN30IE	CN29IE	CN28IE ⁽¹⁾	CN27IE	CN26IE ⁽¹⁾	CN25IE ⁽¹⁾	CN24IE	CN23IE	CN22IE	CN21IE	CN20IE ⁽¹⁾	CN19IE ⁽¹⁾	CN18IE ⁽¹⁾	CN17IE ⁽¹⁾	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE(1)	CN9PUE ⁽¹⁾	CN8PUE ⁽¹⁾	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	CN28PUE ⁽¹⁾	CN27PUE	CN26PUE ⁽¹⁾	CN25PUE ⁽¹⁾	CN24PUE	CN23PUE	CN22PUE	CN21PUE	CN20PUE(1)	CN19PUE(1)	CN18PUE(1)	CN17PUE ⁽¹⁾	CN16PUE	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

DS39881D-page 35

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP																		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	—	-	—	—	—	-	—	—	-	-	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	—	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	_	_	—	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	—	_	PMPIF	_	_	_	OC5IF	—	IC5IF	IC4IF	IC3IF	_	_	_	SPI2IF	SPF2IF	0000
IFS3	008A	_	RTCIF	_	_	_	_	_	_	_	_	_	_	_	MI2C2IF	SI2C2IF	_	0000
IFS4	008C	—	_	_	_	_	_	_	LVDIF	—	—	_	_	CRCIF	U2ERIF	U1ERIF	_	0000
IEC0	0094	—	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	—	—	—	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	—	_	PMPIE	_	_	_	OC5IE	—	IC5IE	IC4IE	IC3IE	_	_	_	SPI2IE	SPF2IE	0000
IEC3	009A	_	RTCIE	_	_	_	_	_	_	_	_	_	_	_	MI2C2IE	SI2C2IE	_	0000
IEC4	009C	—	_	_	_	_	_	_	LVDIE	_	—	_	_	CRCIE	U2ERIE	U1ERIE	_	0000
IPC0	00A4	—	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6	—	T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	_	_	_	_	4444
IPC2	00A8	—	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA	—	_	_	_	_	_	_	_	_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4444
IPC4	00AC	_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0	_	MI2C1P2	MI2C1P1	MI2C1P0	_	SI2C1P2	SI2C1P1	SI2C1P0	4444
IPC5	00AE	_	_	_	_	_	_	_	_	_	_	_	_	_	INT1IP2	INT1IP1	INT1IP0	4444
IPC6	00B0	—	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	—	OC3IP2	OC3IP1	OC3IP0	_	_	_	_	4444
IPC7	00B2	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0	4444
IPC8	00B4	_	_	_	_	_	_	_	_	_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0	4444
IPC9	00B6	_	IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0	_	_	_	_	4444
IPC10	00B8	_	_	_	_	_	_	_	_	_	OC5IP2	OC5IP1	OC5IP0	_	_	_	_	4444
IPC11	00BA	_	_	_	_	_	_	_	_	_	PMPIP2	PMPIP1	PMPIP0	_	_	_	_	4444
IPC12	00BC	—		—		-	MI2C2P2	MI2C2P1	MI2C2P0	_	SI2C2P2	SI2C2P1	SI2C2P0		-	—		4444
IPC15	00C2	_		_		_	RTCIP2	RTCIP1	RTCIP0	_	—		_	_	_		_	4444
IPC16	00C4	_	CRCIP2	CRCIP1	CRCIP0	_	U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_	_		_	4444
IPC18	00C8	_	_	_	_	_	_	_	_	_	_	_	_	_	LVDIP2	LVDIP1	LVDIP0	4444

DS39881D-page 36

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
TABLE 4	-6:	TIMER	REGIS	TER MA	۱P													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Timer1 Per	iod Registe	r							FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108						Timer	r3 Holding I	Register (for	· 32-bit time	er operation	s only)						0000
TMR3	010A								Timer3	Register								0000
PR2	010C								Timer2 Per	iod Registe	r							FFFF
PR3	010E								Timer3 Per	iod Registe	r							FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	-	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	—	_	TCS	-	0000
TMR4	0114								Timer4	Register								0000
TMR5HLD	0116						Tir	ner5 Holdir	ig Register	(for 32-bit c	perations o	nly)						0000
TMR5	0118								Timer5	Register								0000
PR4	011A								Timer4 Per	iod Registe	r							FFFF
PR5	011C								Timer5 Per	iod Registe	r							FFFF
T4CON	011E	TON		TSIDL		_	_	_	—	_	TGATE	TCKPS1	TCKPS0	T32		TCS	_	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
Logondi				'o' Booot y														

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: INPUT CAPTURE REGISTER MAP

_

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140							l	nput 1 Capt	ture Registe	۱							FFFF
IC1CON	0142	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2BUF	0144							l	nput 2 Capt	ture Registe	r							FFFF
IC2CON	0146	—		ICSIDL	—	-			—	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3BUF	0148							l	nput 3 Capt	ture Registe	r							FFFF
IC3CON	014A	—		ICSIDL	—				—	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4BUF	014C							l	nput 4 Capt	ture Registe	r							FFFF
IC4CON	014E	—		ICSIDL	—				—	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5BUF	0150							l	nput 5 Capt	ture Registe	r							FFFF
IC5CON	0152	—		ICSIDL	—	_		_	—	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
Legend:	— = un	implemente	ed, read as	ʻ0'. Reset v	alues are sl	hown in hex	adecimal.											

© 2010 Microchip Technology Inc.

DS39881D-page 37

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

-																	
Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0180							Output (Compare 1	Secondary	Register							FFFF
0182							Οι	utput Compa	are 1 Regis	ter							FFFF
0184	_	_	OCSIDL	_	—	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
0186	Output Compare 2 Secondary Register											FFFF					
0188							Οι	utput Compa	are 2 Regis	ter							FFFF
018A	_	_	OCSIDL	_	—	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
018C							Output (Compare 3	Secondary	Register							FFFF
018E							Ou	utput Compa	are 3 Regis	ter							FFFF
0190	_	—	OCSIDL	—		_	—	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
0192		•	•	•			Output (Compare 4	Secondary	Register							FFFF
0194							Ou	utput Compa	are 4 Regis	ter							FFFF
0196	_	—	OCSIDL	—		_	—	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
0198		•	•	•			Output (Compare 5	Secondary	Register							FFFF
019A							Ou	utput Compa	are 5 Regis	ter							FFFF
019C	_	—	OCSIDL	—	_	—	—	_	—	—	—	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
	0180 0182 0184 0186 0188 018A 018C 018C 018E 0190 0192 0194 0196 0198 019A	0180 0182 0184 0186 0188 0188 0180 0182 0180 0182 0190 0192 0194 0196 0198 0198	0180 0182 0184 — 0186 — 0188 — 0188 — 0188 — 0188 — 0188 — 0186 — 0187 — 0188 — 0186 — 0187 — 0188 — 0190 — 0190 — 0192 — 0194 — 0196 — 0198 — 0194 —	0180	0180	0180	0180 0182 0184 — 0184 — 0186 0188 0188 0184 0186 0187 0188 0180 0180 0181 0182 0182 0186 0187 0188 0180 0184 0185 0186 0190 — 0190 — 0191 0192 0194 0196 — 0198 0198 0194	0180 Output 0182	0180 Output Compare 1 0182 OUTput Compare 1 0184 — — OCSIDL — … </td <td>0180 Output Compare 1 Secondary 0182 OUTput Compare 1 Regis 0184 — — OCSIDL — …</td> <td>0180 OUTPUT Compare 1 Secondary Register 0182 OUTPUT Compare 1 Register 0184 — — OCSIDL — …</td> <td>0180 Output Compare 1 Secondary Register 0182 OUTput Compare 1 Register 0184 — — OCSIDL — …</td> <td>0180 Output Compare 1 Secondary Register 0184 — — OCSIDL — — — — — — OCFLT 0186 — — OCSIDL — — — — — — OCFLT 0186 — — — — — — — OCFLT 0187 — — — — — — — OCFLT 0188 — — — — — — — OCFLT 0188 — — OCSIDL — — — — — OCFLT 0180 — — — — — — OCFLT OCFLT 0180 — — — — — — — OCFLT 0180 — — — — — — — OCFLT 0192 — —</td> <td>0180 </td> <td>0180 0190 0180 0190</td> <td>0180 0utput Compare 1 Secondary Register 0182 Output Compare 1 Register 0184 — — OCSIDL — — — — OCPLT OCTSEL OCM2 OCM1 0186 — — — — — — OUtput Compare 2 Secondary Register OCFLT OCTSEL OCM2 OCM1 0186 — — — — — — — OUtput Compare 2 Register OCFLT OCTSEL OCM2 OCM1 0188 — — — — — — — OCFLT OCTSEL OCM2 OCM1 0180 Ottput Compare 2 Register Output Compare 3 Secondary Register OCFLT OCTSEL OCM2 OCM1 0180 Output Compare 3 Secondary Register Output Compare 3 Register OUtput Compare 4 Secondary Register OCFLT OCTSEL OCM2 OCM1 0190 — — Output Compare 4 Secondary Register OCFLT OCTSEL OCM2 OCM1 0192 — — — — — OCT</td> <td>0180 04 0 04 05 04 05 04 05 04 05 04 05 04 05 04 05 04 05 04 05 04 06 06 05 05 05 05 05 05 05 05 05 05 05 05 05 05 05 06 <t< td=""></t<></td>	0180 Output Compare 1 Secondary 0182 OUTput Compare 1 Regis 0184 — — OCSIDL — …	0180 OUTPUT Compare 1 Secondary Register 0182 OUTPUT Compare 1 Register 0184 — — OCSIDL — …	0180 Output Compare 1 Secondary Register 0182 OUTput Compare 1 Register 0184 — — OCSIDL — …	0180 Output Compare 1 Secondary Register 0184 — — OCSIDL — — — — — — OCFLT 0186 — — OCSIDL — — — — — — OCFLT 0186 — — — — — — — OCFLT 0187 — — — — — — — OCFLT 0188 — — — — — — — OCFLT 0188 — — OCSIDL — — — — — OCFLT 0180 — — — — — — OCFLT OCFLT 0180 — — — — — — — OCFLT 0180 — — — — — — — OCFLT 0192 — —	0180	0180 0190 0180 0190	0180 0utput Compare 1 Secondary Register 0182 Output Compare 1 Register 0184 — — OCSIDL — — — — OCPLT OCTSEL OCM2 OCM1 0186 — — — — — — OUtput Compare 2 Secondary Register OCFLT OCTSEL OCM2 OCM1 0186 — — — — — — — OUtput Compare 2 Register OCFLT OCTSEL OCM2 OCM1 0188 — — — — — — — OCFLT OCTSEL OCM2 OCM1 0180 Ottput Compare 2 Register Output Compare 3 Secondary Register OCFLT OCTSEL OCM2 OCM1 0180 Output Compare 3 Secondary Register Output Compare 3 Register OUtput Compare 4 Secondary Register OCFLT OCTSEL OCM2 OCM1 0190 — — Output Compare 4 Secondary Register OCFLT OCTSEL OCM2 OCM1 0192 — — — — — OCT	0180 04 0 04 05 04 05 04 05 04 05 04 05 04 05 04 05 04 05 04 05 04 06 06 05 05 05 05 05 05 05 05 05 05 05 05 05 05 05 06 <t< td=""></t<>

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: I²C[™] REGISTER MAP

		-																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_		-	_	_		—	—				Receive F	Register 1				0000	
I2C1TRN	0202	_	_	_	_	_	_	-	_				Transmit I	Register 1				00FF	
I2C1BRG	0204	_	_	_	_	_	_	-				Baud Rate	Generator	Register 1				0000	
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	-	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000	
I2C1ADD	020A	_	_	_	_	_	_											0000	
I2C1MSK	020C	_	_	_	_	_	_	AMSK9	AMSK8	AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	0000	
I2C2RCV	0210	_	_	_	_	_	_	_	_				Receive F	Register 2				0000	
I2C2TRN	0212	_	_	_	_	_	_	_	_				Transmit I	Register 2				00FF	
I2C2BRG	0214	_			_	_		_				Baud Rate	Generator	Register 2				0000	
I2C2CON	0216	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	10 IWCOL I2COV D/Ā P S R/W RBF TBF								0000	
I2C2ADD	021A	_	_	_	_	_			•	Address Register 2									
I2C2MSK	021C	_	-	_	_	_		AMSK9	AMSK8	AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: UART REGISTER MAP

IADEE -		0/11/1			•													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	—	_	_	_	—	_		UTX8	UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0	0000
U1RXREG	0226	_		—	—	_	_		URX8	URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0	0000
U1BRG	0228							Baud R	ate Genera	ator Prescale	r Register							0000
U2MODE	0230	UARTEN		USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URCISEL1	URCISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_		—	—	_	_		UTX8	UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0	0000
U2RXREG	0236	—	_	_	_		_	_	URX8	URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0	0000
U2BRG	0238							Bau	ud Rate Ge	enerator Pres	caler							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: SPI REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN		SPISIDL	—		SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	-	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_			_	SPIFE	SPIBEN	0000
SPI1BUF	0248							SP	11 Transmit/	Receive Bu	ffer							0000
SPI2STAT	0260	SPIEN	-	SPISIDL	_		SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	-	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_			_	SPIFE	SPIBEN	0000
SPI2BUF	0268							SP	12 Transmit/	Receive Bu	ffer							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Nan		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C) —	_	_	—	—	TRISA10 ⁽¹⁾	TRISA9 ⁽¹⁾	TRISA8 ⁽¹⁾	TRISA7 ⁽¹⁾	_	—	TRISA4	TRISA3(2)	TRISA2 ⁽³⁾	TRISA1	TRISA0	079F
PORT	A 02C	2 —	-	_	_	_	RA10 ⁽¹⁾	RA9 ⁽¹⁾	RA8 ⁽¹⁾	RA7 ⁽¹⁾		_	RA4	RA3 ⁽²⁾	RA2 ⁽³⁾	RA1	RA0	0000
LATA	02C	-	—	—	—		LATA10 ⁽¹⁾	LATA9 ⁽¹⁾	LATA8 ⁽¹⁾	LATA7 ⁽¹⁾	_	_	LATA4	LATA3 ⁽²⁾	LATA2 ⁽³⁾	LATA1	LATA0	0000
ODCA	02C	i —	—	_	_	_	ODA10 ⁽¹⁾	ODA9 ⁽¹⁾	ODA8 ⁽¹⁾	ODA7 ⁽¹⁾	—	_	ODA4	ODA3 ⁽²⁾	ODA2 ⁽³⁾	ODA1	ODA0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

2: Bits are available only when the primary oscillator is disabled (POSCMD<1:0> = 00); otherwise read as '0'.

3: Bits are available only when the primary oscillator is disabled or EC mode is selected (POSCMD<1:0> = 00 or 11) and CLKO is disabled (OSCIOFNC = 0); otherwise, read as '0'.

TABLE 4-13: PORTB REGISTER MAP

Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	0000
02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	0000
02CE	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000
	02C8 02CA 02CC	02C8 TRISB15 02CA RB15 02CC LATB15	02C8TRISB15TRISB1402CARB15RB1402CCLATB15LATB14	02C8 TRISB15 TRISB14 TRISB13 02CA RB15 RB14 RB13 02CC LATB15 LATB14 LATB13	O2C8TRISB15TRISB14TRISB13TRISB1202CARB15RB14RB13RB1202CCLATB15LATB14LATB13LATB12	O2C8 TRISB15 TRISB14 TRISB13 TRISB12 TRISB11 02CA RB15 RB14 RB13 RB12 RB11 02CC LATB15 LATB14 LATB13 LATB12 LATB11	O2C8 TRISB15 TRISB14 TRISB13 TRISB12 TRISB11 TRISB10 02CA RB15 RB14 RB13 RB12 RB11 RB10 02CC LATB15 LATB14 LATB13 LATB12 LATB11 LATB10	O2C8TRISB15TRISB14TRISB13TRISB12TRISB11TRISB10TRISB902CARB15RB14RB13RB12RB11RB10RB902CCLATB15LATB14LATB13LATB12LATB11LATB10LATB9	O2C8TRISB15TRISB14TRISB13TRISB12TRISB11TRISB10TRISB10TRISB802CARB15RB14RB13RB12RB11RB10RB9RB802CCLATB15LATB14LATB13LATB12LATB11LATB10LATB9LATB8	O2C8TRISB15TRISB14TRISB13TRISB12TRISB11TRISB10TRISB9TRISB3TRISB702CARB15RB14RB13RB12RB11RB10RB9RB8RB702CCLATB15LATB14LATB13LATB12LATB11LATB10LATB9LATB8LATB7	O2C8TRISB15TRISB14TRISB13TRISB12TRISB11TRISB10TRISB10TRISB10TRISB30TRISB30TRISB6002CARB15RB14RB13RB12RB11RB10RB9RB8RB7RB6002CCLATB15LATB14LATB13LATB12LATB11LATB10LATB9LATB8LATB7LATB60	OCCARRISERRISEA </td <td>ActionActio</td> <td>ActionActio</td> <td>ActionActio</td> <td>ActionActio</td> <td>ActionActio</td>	ActionActio	ActionActio	ActionActio	ActionActio	ActionActio

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: PORTC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC ⁽¹⁾	02D0	_	—	_		_	-	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF
PORTC ⁽¹⁾	02D2	_	_	_	_	_	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	0000
LATC ⁽¹⁾	02D4	_	_	_	_	_	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	0000
ODCC ⁽¹⁾	02D6	—	_	_			_	ODC9	OSC8	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

TABLE 4-15: PAD CONFIGURATION REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC	—	_				—		_		—	—	—	_		RTSECSEL	PMPTTL	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2010 Microchip Technology Inc.

	-10.																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Dat	a Buffer 0								xxxx
ADC1BUF1	0302								ADC Dat	a Buffer 1								xxxx
ADC1BUF2	0304								ADC Dat	a Buffer 2								xxxx
ADC1BUF3	0306								ADC Dat	a Buffer 3								xxxx
ADC1BUF4	0308								ADC Dat	a Buffer 4								xxxx
ADC1BUF5	030A								ADC Dat	a Buffer 5								xxxx
ADC1BUF6	030C								ADC Dat	a Buffer 6								xxxx
ADC1BUF7	030E								ADC Dat	a Buffer 7								xxxx
ADC1BUF8	0310								ADC Dat	a Buffer 8								xxxx
ADC1BUF9	0312								ADC Dat	a Buffer 9								xxxx
ADC1BUFA	0314								ADC Data	a Buffer 10								xxxx
ADC1BUFB	0316								ADC Data	a Buffer 11								xxxx
ADC1BUFC	0318								ADC Data	a Buffer 12								xxxx
ADC1BUFD	031A								ADC Data	a Buffer 13								xxxx
ADC1BUFE	031C								ADC Data	a Buffer 14								xxxx
ADC1BUFF	031E								ADC Data	a Buffer 15	-			-		-		xxxx
AD1CON1	0320	ADON	_	ADSIDL	—	_	_	FORM1	FORM0	SSRC2	SSRC1	SSRC0	_	—	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	—	-	CSCNA	-	—	BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0324	ADRC	—	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0328	CH0NB		_	—	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	_	-	-	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1PCFG	032C	PCFG15		_	PCFG12	PCFG11	PCFG10	PCFG9		PCFG7 ⁽¹⁾		PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	CSSL15			CSSL12	CSSL11	CSSL10	CSSL9	CSSL8 ⁽¹⁾	CSSL7 ⁽¹⁾	CSSL6 ⁽¹⁾	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
Legend:	=nir	mplemented	read as '0	' Reset val	ues are sho	wn in heva	decimal											

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

TABLE 4-17: PARALLEL MASTER/SLAVE PORT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	_	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0	WAITB1	WAITB0	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1	WAITE0	0000
PMADDR	0604	_	CS1	—	_	_	ADDR10	ADDR9	ADDR8	ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0	0000
PMDOUT1							Pa	rallel Port D	ata Out Reg	ister 1 (Buff	fers 0 and 1)						0000
PMDOUT2	0606						Pa	rallel Port D	ata Out Reg	ister 2 (Buff	fers 2 and 3)						0000
PMDIN1	0608						Pa	arallel Port [Data In Regi	ster 1 (Buffe	ers 0 and 1)							0000
PMDIN2	060A						Pa	arallel Port [Data In Regi	ster 2 (Buffe	ers 2 and 3)							0000
PMAEN	060C	_	PTEN14			_	PTEN10	PTEN9	PTEN8	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	0000
PMSTAT	060E	IBF	IBOV			IB3F	IB2F	IB1F	IB0F	OBE	OBUF		_	OB3E	OB2E	OB1E	OB0E	0000

DS39881D-page 41

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm \	/alue Register	r Window Bas	ed on ALR	MPTR<1:0	>						xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC	Value Registe	er Window Ba	sed on RT	CPTR<1:0	>						xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000
Logondu		implomente		'o' Booot vo	luce ere ehe	up in hoved	a a imaal											

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-19: DUAL COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMCON	0630	CMIDL	—	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN	C1OUTEN	C2OUT	C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	0000
CVRCON	0632	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON	0640	_	_	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT		CRCGO	PLEN3	PLEN2	PLEN1	PLEN0	0040
CRCXOR	0642	X15	X14	X13	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1	_	0000
CRCDAT	0644							(CRC Data Ir	nput Registe	er							0000
CRCWDAT	0646								CRC Resu	ult Register								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: PERIPHERAL PIN SELECT REGISTER MAP

IADLE	4-21.				SELEC			\ 1										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	—	—	—	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	—	—	_	—	—	_	—	—	1F00
RPINR1	0682	_	_	_	_	_	_	_	—	_	_	_	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	001F
RPINR3	0686				T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0	_	_		T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	1F1F
RPINR4	0688				T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0	_	_		T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0	1F1F
RPINR7	068E				IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	_	_		IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	1F1F
RPINR8	0690				IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	_	_		IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	1F1F
RPINR9	0692				_		_	_	_	_	_		IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	001F
RPINR11	0696				OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0	_	_		OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	1F1F
RPINR18	06A4				U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	_	_		U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	1F1F
RPINR19	06A6				U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0	_	_		U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	1F1F
RPINR20	06A8				SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	_	_		SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	1F1F
RPINR21	06AA				_		_	_	_	_	_		SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	001F
RPINR22	06AC				SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	_	_		SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	1F1F
RPINR23	06AE				_		_	_	_	_	_		SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	001F
RPOR0	06C0				RP1R4	RP1R3	RP1R2	RP1R1	RP1R0	_	_		RP0R4	RP0R3	RP0R2	RP0R1	RP0R0	0000
RPOR1	06C2				RP3R4	RP3R3	RP3R2	RP3R1	RP3R0	_	_		RP2R4	RP2R3	RP2R2	RP2R1	RP2R0	0000
RPOR2	06C4				RP5R4	RP5R3	RP5R2	RP5R1	RP5R0	_	_		RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	0000
RPOR3	06C6				RP7R4	RP7R3	RP7R2	RP7R1	RP7R0	_	_		RP6R4	RP6R3	RP6R2	RP6R1	RP6R0	0000
RPOR4	06C8				RP9R4	RP9R3	RP9R2	RP9R1	RP9R0	_	_		RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	0000
RPOR5	06CA				RP11R4	RP11R3	RP11R2	RP11R1	RP11R0	_	_		RP10R4	RP10R3	RP10R2	RP10R1	RP10R0	0000
RPOR6	06CC				RP13R4	RP13R3	RP13R2	RP13R1	RP13R0	_	_		RP12R4	RP12R3	RP12R2	RP12R1	RP12R0	0000
RPOR7	06CE	_	_	_	RP15R4	RP15R3	RP15R2	RP15R1	RP15R0		_	-	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0	0000
RPOR8	06D0	—	_	_	RP17R4 ⁽¹⁾	RP17R3 ⁽¹⁾	RP17R2 ⁽¹⁾	RP17R1 ⁽¹⁾	RP17R0 ⁽¹⁾		_		RP16R4 ⁽¹⁾	RP16R3 ⁽¹⁾	RP16R2 ⁽¹⁾	RP16R1 ⁽¹⁾	RP16R0 ⁽¹⁾	0000
RPOR9	06D2				RP19R4 ⁽¹⁾	RP19R3 ⁽¹⁾	RP19R2 ⁽¹⁾	RP19R1 ⁽¹⁾	RP19R0 ⁽¹⁾	_	_		RP18R4 ⁽¹⁾	RP18R3 ⁽¹⁾	RP18R2 ⁽¹⁾	RP18R1 ⁽¹⁾	RP18R0 ⁽¹⁾	0000
RPOR10	06D4	_	_	_	RP21R4 ⁽¹⁾	RP21R3 ⁽¹⁾	RP21R2 ⁽¹⁾	RP21R1 ⁽¹⁾	RP21R0 ⁽¹⁾	_	_		RP20R4 ⁽¹⁾	RP20R3 ⁽¹⁾	RP20R2 ⁽¹⁾	RP20R1 ⁽¹⁾	RP20R0 ⁽¹⁾	0000
RPOR11	06D6	_	_		RP23R4 ⁽¹⁾	RP23R3 ⁽¹⁾	RP23R2 ⁽¹⁾	RP23R1 ⁽¹⁾	RP23R0 ⁽¹⁾	_	_		RP22R4 ⁽¹⁾	RP22R3 ⁽¹⁾	RP22R2 ⁽¹⁾	RP22R1 ⁽¹⁾	RP22R0 ⁽¹⁾	0000
RPOR12	06D8	_	_	_	RP25R4 ⁽¹⁾	RP25R3 ⁽¹⁾	RP25R2 ⁽¹⁾	RP25R1 ⁽¹⁾	RP25R0 ⁽¹⁾	_	_		RP24R4 ⁽¹⁾	RP24R3 ⁽¹⁾	RP24R2 ⁽¹⁾	RP24R1 ⁽¹⁾	RP24R0 ⁽¹⁾	0000

Legend:— = unimplemented, read as '0'. Reset values are shown in hexadecimal.Note1:Bits are only available on the 44-pin devices; otherwise, they read as '0'.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR			_		CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	(Note 1)
OSCCC	N 0742	—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	—	CF		SOSCEN	OSWEN	(Note 2)
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	—		—	—	_		_	_	3140
OSCTU	N 0748	—	—	_	_	_	_	_	_	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on type of Reset.

2: OSCCON register Reset values are dependent on configuration fuses and by type of Reset.

TABLE 4-23: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR		_		_	_	_	ERASE	_		NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 (1)
NVMKEY	0766	—	_	_		_	_		_				NVMKE	Y<7:0>				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-24: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	—	—	_	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	—	ADC1MD	0000
PMD2	0772	_	_	_	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	—	_	CMPMD	RTCCMD	PMPMD	CRCPMD	—		_	—	—	I2C2MD	—	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-4. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-4: CALL STACK FRAME



4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (program space visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-25 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-25: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	n Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	xxx xxxx	xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		02	xxx xxxx	XXX		xxx
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1:	xxx xxxx	XXX		xxx
Program Space Visibility	User	0	PSVPAG<7	/:0>	Data EA<14:	0>(1)
(Block Remap/Read)		0	XXXX XXX	κx	xxx xxxx xxx	x xxxx

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



- **Note 1:** The LSb of program space addresses is always fixed as '0' in order to maintain word alignment of data in the program and data spaces.
 - **2:** Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only table read operations will execute in the configuration memory space, and only then, in implemented areas such as the Device ID. Table write operations are not allowed.



4.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1', and program space visibility is enabled by setting the PSV bit in the CPU Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

When CORCON < 2 > = 1 and EA < 15 > = 1: **Program Space Data Space PSVPAG** 15 0 000000h 0000h Data EA<14:0> 02 010000h 018000h The data in the page designated by PSV-PAG is mapped into the upper half of the data memory 8000h space **PSV** Area ...while the lower 15 bits of the EA specify an exact address FFFFh within the PSV area. This corresponds exactly to the same lower 15 bits of the actual program space 800000h address.

FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION

5.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 4. Program Memory"
	(DS39715).

The PIC24FJ64GA004 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 2.25V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ64GA004 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGCx and PGDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time, and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing it is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.5 "Programming Operations"** for further details.

5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

Configuration Word values are stored in the last two locations of program memory. Performing a page erase operation on the last page of program memory clears these values and enables code protection. As a result, avoid performing page erase operations on the last page of program memory.

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER
--

R/SO-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	ERASE	—	—	NVMOP3 ⁽¹⁾	NVMOP2 ⁽¹⁾	NVMOP1 ⁽¹⁾	NVMOP0 ⁽¹⁾
bit 7							bit 0

Legend:	SO = Set Only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	WR: Write Control bit
	1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete.
	0 = Program or erase operation is complete and inactive
bit 14	WREN: Write Enable bit
	 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit
	 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally
bit 12-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit
	 1 = Perform the erase operation specified by NVMOP3:NVMOP0 on the next WR command 0 = Perform the program operation specified by NVMOP3:NVMOP0 on the next WR command
bit 5-4	Unimplemented: Read as '0'
bit 3-0	NVMOP3:NVMOP0: NVM Operation Select bits ⁽¹⁾
	1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0) ⁽²⁾
	0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1) 0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0)
	0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1)
Note 1:	All other combinations of NVMOP3:NVMOP0 are unimplemented.
2:	Available in ICSP™ mode only. Refer to device programming specification.

5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY BLOCK

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

; Set up NVMCON for row programming operation;	S
MOV #0x4001, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Set up a pointer to the first program memory	y location to be written
; program memory selected, and writes enabled	
MOV #0x0000, W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #0x6000, W0	; An example program memory address
; Perform the TBLWT instructions to write the	latches
; 0th_program_word	
MOV #LOW_WORD_0, W2	i
MOV #HIGH_BYTE_0, W3	i
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; lst_program_word	
MOV #LOW_WORD_1, W2	i
MOV #HIGH_BYTE_1, W3	i
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 2nd_program_word	
MOV #LOW_WORD_2, W2	;
MOV #HIGH_BYTE_2, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
•	
•	
•	
; 63rd_program_word	
MOV #LOW_WORD_31, W2	;
MOV #HIGH_BYTE_31, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0]	; Write PM high byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

-			
	DISI	#5	; Block all interrupts with priority <7
			; for next 5 instructions
	MOV	#0x55, W0	
	MOV	W0, NVMKEY	; Write the 55 key
	MOV	#0xAA, W1	;
	MOV	W1, NVMKEY	; Write the AA key
	BSET	NVMCON, #WR	; Start the erase sequence
	NOP		; 2 NOPs required after setting WR
	NOP		;
	BTSC	NVMCON, #15	; Wait for the sequence to be completed
	BRA	\$-2	;

5.5.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash location has been erased, it can be programmed using table write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOP bits (NVMCON<3:0>) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (see Example 5-4).

EXAMPLE 5-4: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

; Setup a p	pointer to data Program Memory	r
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;
MOV	W0, TBLPAG	;Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;Initialize a register with program memory address
MOV	#LOW_WORD_N, W2	;
MOV	#HIGH_BYTE_N, W3	i
TBLWTL	W2, [W0]	; Write PM low word into program latch
TBLWTH	W3, [W0++]	; Write PM high byte into program latch
; Setup NVI MOV	MCON for programming one word #0x4003, W0	to data Program Memory ;
MOV	W0, NVMCON	; Set NVMOP bits to 0011
DISI	#5	; Disable interrupts while the KEY sequence is written
MOV	#0x55, W0	; Write the key sequence
MOV	W0, NVMKEY	
MOV	#0xAA, W0	
MOV	W0, NVMKEY	
BSET	NVMCON, #WR	; Start the write cycle
NOP		; 2 NOPs required after setting WR
NOP		;

6.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 7. Reset" (DS39712).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A Power-on Reset will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.





RCON: RESET CONTROL REGISTER⁽¹⁾

REGISTER 6-1:

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
TRAPR	IOPUWR		_			CM	VREGS		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1		
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR		
bit 7							bit (
Logondi									
Legend: R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'			
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown		
bit 15		Reset Flag bit onflict Reset hat							
		onflict Reset ha		ed					
bit 14		gal Opcode or			et Flag bit				
	1 = An illega	al opcode dete	ction, an ille		ode or uninitial	ized W registe	er used as ar		
		Pointer caused		Deast has not a	oourrod				
bit 13-10		l opcode or unit ited: Read as '		Reset has not o	ccurreu				
bit 9	-			Flag bit					
	CM: Configuration Word Mismatch Reset Flag bit 1 = A Configuration Word Mismatch Reset has occurred								
	0 = A Configuration Word Mismatch Reset has not occurred								
bit 8	VREGS: Voltage Regulator Standby Enable bit								
	1 = Regulator remains active during Sleep 0 = Regulator goes to standby during Sleep								
bit 7	•	nal Reset (MCL		0 P					
	1 = A Master Clear (pin) Reset has occurred								
0 = A Master Clear (pin) Reset has not occurred									
bit 6	SWR: Software Reset (Instruction) Flag bit								
	1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed								
bit 5	SWDTEN: Software Enable/Disable of WDT bit ⁽²⁾								
	1 = WDT is enabled								
	0 = WDT is d								
bit 4		hdog Timer Tin e-out has occur		It					
		e-out has not or							
bit 3	SLEEP: Wak	e From Sleep F	lag bit						
	1 = Device has been in Sleep mode								
h # 0		as not been in S	-						
bit 2	IDLE: Wake-up From Idle Flag bit 1 = Device has been in Idle mode								
	1 = Device has been in Idle mode 0 = Device has not been in Idle mode								
bit 1	BOR: Brown-	out Reset Flag	bit						
	 1 = A Brown-out Reset has occurred. Note that BOR is also set after a Power-on Reset. 0 = A Brown-out Reset has not occurred 								
bit 0		on Reset Flag							
		up Reset has o							
		up Reset has n							
Note 1: A	II of the Reset sta	atus bits may be	set or cleare	ed in software.	Setting one of th	ese bits in soft	ware does no		
	ause a device Re								
2: If	the FWDTEN Co	ontiguration bit	is '1' (unproa	rammed), the \	WDT is always e	enabled, redard	pless of the		

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	_
POR (RCON<0>)	POR	_

TABLE 6-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 8.0 "Oscillator Configuration"** for further details.

TABLE 6-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOS Configuration bits
BOR	(CW2<10:8>)
MCLR	COSC Control bits
WDTO	(OSCCON<14:12>)
SWR	

6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. Note that the system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time that the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Clock Source	clock Source SYSRST Delay		FSCM Delay	Notes
POR	EC, FRC, FRCDIV, LPRC	TPOR + TSTARTUP + TRST	_	_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, FRCDIV, LPRC	TSTARTUP + TRST	_	_	2, 3
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	2, 3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	2, 3, 4, 6
	XTPLL, HSPLL	TSTARTUP + TRST	Tost + Tlock	TFSCM	2, 3, 4, 5, 6
MCLR	Any Clock	Trst	_	_	3
WDT	Any Clock	Trst	_	_	3
Software	Any clock	Trst	_	_	3
Illegal Opcode	Any Clock	Trst	_	_	3
Uninitialized W	Any Clock	Trst			3
Trap Conflict	Any Clock	Trst	_		3

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

2: TSTARTUP = TVREG (10 μs nominal) if on-chip regulator is enabled or TPWRT (64 ms nominal) if on-chip regulator is disabled.

3: TRST = Internal state Reset time.

4: TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.

- **5:** TLOCK = PLL lock time (2 ms nominal).
- 6: TFSCM = Fail-Safe Clock Monitor delay.

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, will automatically be inserted after the POR and PWRT delay times. The FSCM will not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 100 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay will prevent an oscillator failure trap at a device Reset when the PWRT is disabled.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in the CW2 register (see Table 6-2). The RCFGCAL and NVMCON registers are only affected by a POR.

NOTES:

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 8. Interrupts" (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24FJ64GA004 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset which forces the PC to zero. The micro-controller then begins program execution at location 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 7-1: PIC24F INTERRUPT VECTOR TABLE

	Reset – GOTO Instruction	000000h	
	Reset – GOTO Address	00000001 000002h	
		00000211 000004h	
	Reserved	00000411	
	Oscillator Fail Trap Vector	-	
	Address Error Trap Vector	-	
	Stack Error Trap Vector	_	
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	000014h	
	Interrupt Vector 1		
≥	Interrupt Vector 52	00007Ch	Interrupt Vector Table (IVT) ⁽¹⁾
orit	Interrupt Vector 53	00007Eh	
P	Interrupt Vector 54	000080h	
ē			
Drd			
Decreasing Natural Order Priority	Interrupt Vector 116	0000FCh	
Vat	Interrupt Vector 117	0000FEh	
6	Reserved	000100h	
Sir	Reserved	000102h	
Lea	Reserved		
ec	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	000114h	
	Interrupt Vector 1		
	—		
	—		
	—		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	00017Ch	
	Interrupt Vector 53	00017Eh	
	Interrupt Vector 54	000180h	
	Interrupt Vector 116		
V	Interrupt Vector 117	0001FEh	
	Start of Code	000200h	
Note 1: S	Gee Table 7-2 for the interrupt vector	or list.	

TABLE 7-1: TRAP VECTOR DETAILS

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	0001172h	Reserved

Interrupt Source	Vector		AIVT	Interrupt Bit Locations			
Interrupt Source	Number	IVT Address	Address	Flag	Enable	Priority	
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>	
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>	
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>	
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>	
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>	
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>	
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>	
I2C1 Slave Event	16	000034h	000034h	IFS1<0>	IEC1<0>	IPC4<2:0>	
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>	
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>	
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>	
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>	
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>	
Input Capture 4	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>	
Input Capture 5	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>	
Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>	
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>	
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>	
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>	
Output Compare 4	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>	
Output Compare 5	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>	
Parallel Master Port	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>	
Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<13>	IPC15<10:8>	
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>	
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>	
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC0<0>	IPC8<2:0>	
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>	
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>	
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>	
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>	
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>	
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>	
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>	
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>	
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>	
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>	
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>	
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>	
LVD Low-Voltage Detect	72	0000A4h	000124h	IFS4<8>	IEC4<8>	IPC17<2:0>	

TABLE 7-2: IMPLEMENTED INTERRUPT VECTORS

7.3 Interrupt Control and Status Registers

The PIC24FJ64GA004 family of devices implements a total of 28 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- · IEC0 through IEC4
- IPC0 through IPC12, IPC15, IPC16 and IPC18

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit which is set by the respective peripherals, or external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS register (SR) contains the IPL2:IPL0 bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with IPL2:IPL0, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All interrupt registers are described in Register 7-1 through Register 7-29, in the following pages.

REGISTER 7-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
—	—	_	_	_	—	_	DC ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 **IPL2:IPL0:** CPU Interrupt Priority Level Status bits^(2,3) 111 = CPU interrupt priority level is 7 (15). User interrupts disabled. 110 = CPU interrupt priority level is 6 (14) 101 = CPU interrupt priority level is 5 (13)

- 100 = CPU interrupt priority level is 4 (12)
- 011 = CPU interrupt priority level is 3 (11) 010 = CPU interrupt priority level is 2 (10)
- 010 = CPU interrupt priority level is 2 (10) 001 = CPU interrupt priority level is 1 (9)
- 000 = CPU interrupt priority level is 0 (8)
- **Note 1:** See Register 3-1 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
 - **2:** The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 = 1.
 - 3: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—		—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽²⁾	PSV ⁽¹⁾	—	—
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readable	bit	W = Writable I	/ = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown			nown	

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽²⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less

- **Note 1:** See Register 3-2 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
 - 2: The IPL3 bit is concatenated with the IPL2:IPL0 bits (SR<7:5>) to form the CPU interrupt priority level.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
NSTDIS	—	—	—	—	—	—		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
—	_	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	
bit 7							bit 0	
Legend:								
R = Readabl		W = Writable		U = Unimplem				
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is clea	red	x = Bit is unkno	own	
bit 15 bit 14-5	NSTDIS: Inter 1 = Interrupt r 0 = Interrupt r Unimplement	nesting is disa nesting is enal	bled bled					
bit 4	MATHERR: A 1 = Overflow 1 0 = Overflow 1	trap has occu		t				
bit 3	ADDRERR: A 1 = Address e 0 = Address e	error trap has						
bit 2		•						
	STKERR: Stack Error Trap Status bit 1 = Stack error trap has occurred 0 = Stack error trap has not occurred							
bit 1	OSCFAIL: Os	cillator Failure	e Trap Status bit	t				
	1 = Oscillator 0 = Oscillator	•	as occurred as not occurred					
bit 0	Unimplement	tod. Doad as	'o'					

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0	
ALTIVT	DISI	—		—		_	—	
bit 15						÷	bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	—	—	_	—	INT2EP	INT1EP	INT0EP	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 14	0 = Use stand DISI: DISI In 1 = DISI inst 0 = DISI inst	nate Interrupt V lard (default) ve struction Status ruction is active ruction is not ac	ector table bit ctive					
bit 13-3		ted: Read as '0						
bit 2	1 = Interrupt o	rnal Interrupt 2 on negative edg on positive edge	le	Polarity Select	bit			
bit 1	1 = Interrupt c	rnal Interrupt 1 on negative edg on positive edge	e	Polarity Select	bit			
bit 0	INTOEP: Exte	rnal Interrupt 0 on negative edg on positive edge	Edge Detect I e	Polarity Select	bit			

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INTOIF
bit 7	002						bit (
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-14	Unimplemen	ted: Read as	0'				
bit 13	-			t Flag Status bit			
Sit TO	1 = Interrupt	request has oc	curred				
		request has no		o			
bit 12			r Interrupt Flag	Status bit			
		request has oc request has no					
bit 11			nterrupt Flag S	tatus bit			
		request has oc					
		request has no					
bit 10	SPI1IF: SPI1	Event Interrup	t Flag Status b	it			
		request has oc					
	-	request has no					
bit 9			t Flag Status b	it			
		request has oc request has no					
bit 8	-	Interrupt Flag					
		request has oc					
	•	request has no					
bit 7	T2IF: Timer2	Interrupt Flag	Status bit				
	•	request has oc					
		request has no					
bit 6	-	-		pt Flag Status t	bit		
		request has oc request has no					
bit 5	-	-	el 2 Interrupt F	lag Status bit			
		request has oc		lag clatac sit			
		request has no					
bit 4	Unimplemen	ted: Read as	0'				
bit 3	T1IF: Timer1	Interrupt Flag	Status bit				
	•	request has oc					
		request has no					
bit 2	-	-		pt Flag Status t	Dit		
	•	request has oc request has no					
bit 1		-	el 1 Interrupt F	lag Status bit			
~		request has oc					
	•	request has no					
bit 0		-	Flag Status bit				
	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has no	t occurred				

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF					
bit 15							bit 8				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, rea	d as '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
							-				
bit 15	U2TXIF: UAF	RT2 Transmitter	Interrupt Flag	Status bit							
	1 = Interrupt i	request has occ	urred								
	0 = Interrupt request has not occurred										
bit 14	U2RXIF: UART2 Receiver Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
bit 13	0 = Interrupt request has not occurred										
DIL 15	INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred										
	 Interrupt request has occurred Interrupt request has not occurred 										
bit 12	T5IF: Timer5 Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 11	T4IF: Timer4 Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
bit 10	0 = Interrupt request has not occurred										
	OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred										
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred										
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 8-5		ted: Read as '0									
bit 4	INT1IF: External Interrupt 1 Flag Status bit										
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred										
bit 3	CNIF: Input Change Notification Interrupt Flag Status bit										
bit o	1 = Interrupt request has occurred										
	0 = Interrupt request has occurred										
bit 2	CMIF: Compa	arator Interrupt	Flag Status bit								
	1 = Interrupt request has occurred										
		request has not									
bit 1		ster I2C1 Event		Status bit							
		request has occ									
hit 0	•	request has not ve I2C1 Event li		Statue hit							
bit 0				วเลเนร มใเ							
	1 = Intorrupt •	request has occ	urrod								

U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0				
		PMPIF				OC5IF					
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0				
IC5IF	IC4IF	IC3IF	_	—	_	SPI2IF	SPF2IF				
bit 7							bit (
Legend:											
R = Readab	ole bit	W = Writable b	bit	U = Unimplem	ented bit, read	d as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown				
bit 15-14	Unimplemen	ted: Read as '0	,								
bit 13	PMPIF: Parallel Master Port Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 12-10	-	-									
bit 9	Unimplemented: Read as '0' OC5IF: Output Compare Channel 5 Interrupt Flag Status bit										
bit 5	1 = Interrupt request has occurred										
		request has not									
bit 8	Unimplemen	ted: Read as '0	3								
bit 7	IC5IF: Input Capture Channel 5 Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
bit 6	0 = Interrupt request has not occurred										
	IC4IF: Input Capture Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt request has occurred										
bit 5	IC3IF: Input Capture Channel 3 Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	•	equest has not									
bit 4-2	Unimplemented: Read as '0'										
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt request has occurred										
bit 0	-	Fault Interrupt		t							
	1 = Interrupt request has occurred										
	0 = Interrupt	equest has not	aggurrad								

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

REGISTER 7-8:	IFS3: INTERRUPT FLAG STATUS REGISTER 3

		-			-					
U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	RTCIF	—	—	—	—	—	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0			
_			_		MI2C2IF	SI2C2IF	_			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable b	bit	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown				
bit 15	Unimplemented: Read as '0'									
bit 14	RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 13-3	-	ted: Read as '0								
bit 2	MI2C2IF: Master I2C2 Event Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 1	SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	•	request has not								
bit 0	Unimplemen	ted: Read as '0	,							

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
—	—	—	_	_	_	—	LVDIF				
bit 15							bit 8				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
_			—	CRCIF	U2ERIF	U1ERIF					
bit 7							bit 0				
Legend:											
R = Readal		W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
h:+ 45 0		tada Daadaa (c	. 1								
bit 15-9	=	ted: Read as '0									
bit 8	LVDIF: Low-Voltage Detect Interrupt Flag Status bit										
		equest has occ equest has not									
bit 7-4	Unimplemen	Unimplemented: Read as '0'									
bit 3	CRCIF: CRC Generator Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 2	U2ERIF: UART2 Error Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 1	U1ERIF: UART1 Error Interrupt Flag Status bit										
		1 = Interrupt request has occurred									
	•	equest has not									
bit 0	Unimplemen	ted: Read as '0)'								

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE
bit 15							bit
	-			-		-	-
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INTOIE ⁽¹⁾
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-14	Unimplomon	ted: Read as '	۰ ۲				
bit 13-14	-	Conversion Con		t Enable bit			
		equest enable					
		equest not ena					
bit 12	U1TXIE: UAF	RT1 Transmitter	Interrupt Enat	ole bit			
		equest enable					
hit 11	-	equest not ena		hit			
bit 11		RT1 Receiver Ir request enable	•	DIL			
		equest not ena					
bit 10		Transfer Comp		Enable bit			
		equest enable					
	-	equest not ena					
bit 9		Fault Interrup					
		equest not ena					
bit 8		Interrupt Enabl					
		equest enable					
bit 7	-	equest not ena Interrupt Enabl					
		equest enable					
		equest not ena					
bit 6		ut Compare Ch		pt Enable bit			
	•	equest enable					
bit 5	•	equest not ena Capture Channe		nahle hit			
	•	equest enable	•				
	0 = Interrupt r	equest not ena	bled				
bit 4	Unimplemen	ted: Read as '	כי				
bit 3		Interrupt Enabl					
		equest enable equest not ena					
bit 2	•	ut Compare Ch		nt Enable hit			
		equest enable					
	•	equest not ena					
bit 1		Capture Channe		nable bit			
		equest enable					
bit 0	-	equest not ena nal Interrupt 0					
		request enable					
		Cyucal chabica					

Note 1: If INTxIE = 1, this external interrupt input must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U2TXIE	U2RXIE	INT2IE ⁽¹⁾	T5IE	T4IE	OC4IE	OC3IE	_
oit 15		·					bit
					D 11/ 0		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	oit	U = Unimplem	nented bit. rea	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15	U2TXIE: UA	RT2 Transmitter	Interrupt Enab	le bit			
	1 = Interrupt	request enabled	1				
	-	request not ena					
bit 14		RT2 Receiver Ir	•	bit			
		request enabled					
		request not ena					
bit 13		rnal Interrupt 2					
		request enableo request not ena					
pit 12	=	Interrupt Enabl					
		request enabled					
	•	request not ena					
oit 11	T4IE: Timer4	Interrupt Enabl	e bit				
		request enabled					
	•	request not ena					
oit 10	•	ut Compare Cha	-	ot Enable bit			
		request enabled					
L:1 0	•	request not ena					
bit 9		ut Compare Cha	-	ot Enable bit			
	•	request enableo request not ena					
oit 8-5	-	nted: Read as '(
pit 4	-	rnal Interrupt 1					
		request enabled					
		request not ena					
bit 3	CNIE: Input (Change Notifica	tion Interrupt E	nable bit			
		request enabled					
		request not ena					
pit 2	•	arator Interrupt					
		request enableo request not ena					
oit 1		ister I2C1 Event		le hit			
		request enabled	-				
		request enabled					
bit 0	•	ve I2C1 Event I		e bit			
		request enabled	-				
		request not ena					

Note 1: If INTxIE = 1, this external interrupt input must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0
_		PMPIE	_		—	OC5IE	_
bit 15							bit
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
IC5IE	IC4IE	IC3IE	0-0	0-0	0-0	SPI2IE	SPF2IE
bit 7	IOTIL	IUSIL				OFIZIE	bit
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	•	ented: Read as 'o					
bit 13		allel Master Port		able bit			
		t request enableo t request not ena					
bit 12-10		nted: Read as '0					
bit 9	OC5IE: Out	put Compare Cha	annel 5 Inter	rupt Enable bit			
		t request enabled		•			
	0 = Interrup	t request not ena	bled				
bit 8	Unimpleme	nted: Read as '0)'				
bit 7	IC5IE: Input	Capture Channe	el 5 Interrupt	Enable bit			
		t request enabled					
	-	t request not ena					
bit 6	-	Capture Channe	-	Enable bit			
		t request enableo t request not ena					
bit 5	•	Capture Channe		Enable bit			
	•	t request enabled	-				
		t request not ena					
bit 4-2	Unimpleme	nted: Read as 'o)'				
bit 1	SPI2IE: SPI	2 Event Interrupt	Enable bit				
		t request enabled					
	-	t request not ena					
bit 0		12 Fault Interrupt					
	•	t request enableo t request not ena					

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIE	—	_	_	—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
	—	—	—	—	MI2C2IE	SI2C2IE	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writat		W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	Unimplemen	ted: Read as 'd)'				
bit 14	RTCIE: Real-	Time Clock/Cal	lendar Interrup	t Enable bit			
		request enabled					
	0 = Interrupt r	request not ena	bled				
bit 13-3	Unimplemen	ted: Read as '0)'				
bit 2	MI2C2IE: Mas	ster I2C2 Event	t Interrupt Enal	ble bit			
		request enabled					
	0 = Interrupt r	request not ena	bled				
bit 1	SI2C2IE: Slav	ve I2C2 Event I	nterrupt Enabl	e bit			
		equest enabled					
	-	equest not ena					
bit 0	Unimplemen	ted: Read as 'o)′				

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	_	—	_	—	_	—	LVDIE	
bit 15		-		-	•		bit 8	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	
	—	—		CRCIE	U2ERIE	U1ERIE	—	
bit 7							bit (
Legend:								
R = Readal	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-9	-	nted: Read as 'o						
bit 8		Voltage Detect I	•	le Status bit				
		request enabled						
	•	request not ena						
bit 7-4	•	nted: Read as '		.,				
bit 3		Generator Inte	•	Dit				
		request enabled request not ena						
bit 2		RT2 Error Interr						
		request enabled	•					
		request not ena						
bit 1	U1ERIE: UA	RT1 Error Interr	upt Enable bit					
		request enabled						
		request not ena						
bit 0	Unimplemer	nted: Read as '0)'					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
—	T1IP2	T1IP1	T1IP0	—	OC1IP2	OC1IP1	OC1IP0		
oit 15							bit		
			DAMO	11.0			DAMO		
U-0	R/W-1 IC1IP2	R/W-0 IC1IP1	R/W-0 IC1IP0	U-0	R/W-1 INT0IP2	R/W-0 INT0IP1	R/W-0 INT0IP0		
 bit 7	10111 2						bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown		
bit 15	Unimpleme	nted: Read as '	٦'						
bit 14-12	-	: Timer1 Interru							
511112		upt is priority 7 (I		interrupt)					
	•								
	•								
	001 = Interru	upt is priority 1							
		pt source is dis	abled						
bit 11	Unimpleme	nted: Read as ')'						
bit 10-8	OC1IP2:OC	IIP0: Output Co	mpare Channe	el 1 Interrupt P	riority bits				
	111 = Interru	upt is priority 7 (I	nighest priority	interrupt)					
	•								
	•								
	001 = Interru	upt is priority 1							
			abled						
	Unimpleme		000 = Interrupt source is disabled						
bit 7		nted: Read as '0)'						
bit 7 bit 6-4	-	1ted: Read as '0 ?0: Input Captur		terrupt Priority	/ bits				
	IC1IP2:IC1IF		e Channel 1 In		/ bits				
	IC1IP2:IC1IF	0: Input Captur	e Channel 1 In		r bits				
	IC1IP2:IC1IF	0: Input Captur	e Channel 1 In		/ bits				
	IC1IP2:IC1IF 111 = Interru •	P0: Input Captur upt is priority 7 (I	e Channel 1 In		/ bits				
	IC1IP2:IC1IF 111 = Interru	0: Input Captur	e Channel 1 In nighest priority		/ bits				
bit 6-4	IC1IP2:IC1IF 111 = Interru • • • • • • • • • • • • • • • • • •	P0: Input Captur upt is priority 7 (I upt is priority 1	e Channel 1 In nighest priority abled		/ bits				
bit 6-4 bit 3	IC1IP2:IC1IF 111 = Interru • • • • • • • • • • • • • • • • • •	P0: Input Captur upt is priority 7 (I upt is priority 1 upt source is dis	e Channel 1 In nighest priority abled	interrupt)	/ bits				
bit 6-4 bit 3	IC1IP2:IC1IF 111 = Intern • • • • • • • • • • • • • • • • • • •	P0: Input Captur upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as 'o	e Channel 1 In highest priority abled o' nterrupt 0 Prior	interrupt)	/ bits				
bit 6-4 bit 3	IC1IP2:IC1IF 111 = Intern • • • • • • • • • • • • • • • • • • •	P0: Input Captur upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0IP0: External I	e Channel 1 In highest priority abled o' nterrupt 0 Prior	interrupt)	/ bits				
	IC1IP2:IC1IF 111 = Intern • • • • • • • • • • • • • • • • • • •	P0: Input Captur upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0IP0: External I	e Channel 1 In highest priority abled o' nterrupt 0 Prior	interrupt)	/ bits				
bit 6-4 bit 3	IC1IP2:IC1IF 111 = Interru • • • • • • • • • • • • • • • • • •	P0: Input Captur upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(0IP0: External I	e Channel 1 In highest priority abled o' nterrupt 0 Prior	interrupt)	/ bits				

REGISTER 7-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T2IP2	T2IP1	T2IP0	—	OC2IP2	OC2IP1	OC2IP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	IC2IP2	IC2IP1	IC2IP0	_	_	_	
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	Unimpleme	nted: Read as ')'				
bit 14-12	T2IP2:T2IP0	: Timer2 Interru	pt Priority bits				
	111 = Interru	upt is priority 7 (I	nighest priority	/ interrupt)			
	•						
	•						
	• 001 - Intorri	upt is priority 1					
	000 = Interri	INT SOURCE IS OIS	ahled				
bit 11		upt source is dis					
bit 11	Unimpleme	nted: Read as ')'	ol 2 Intorrupt Dr	iority bito		
bit 11 bit 10-8	Unimplemer OC2IP2:OC2	nted: Read as '(2IP0: Output Co)' mpare Chann	-	iority bits		
	Unimplemer OC2IP2:OC2	nted: Read as ')' mpare Chann	-	iority bits		
	Unimplemer OC2IP2:OC2	nted: Read as '(2IP0: Output Co)' mpare Chann	-	iority bits		
	Unimplemer OC2IP2:OC2	nted: Read as '(2IP0: Output Co)' mpare Chann	-	iority bits		
	Unimplemen OC2IP2:OC2 111 = Interru • • • 001 = Interru	nted: Read as '(2IP0: Output Co upt is priority 7 (I upt is priority 1	₎ , mpare Chann nighest priorit <u>y</u>	-	iority bits		
	Unimplemen OC2IP2:OC2 111 = Interru • • • 001 = Interru	nted: Read as '(2IP0: Output Co upt is priority 7 (I	₎ , mpare Chann nighest priorit <u>y</u>	-	iority bits		
	Unimplemen OC2IP2:OC2 111 = Interru • • 001 = Interru 000 = Interru	nted: Read as '(2IP0: Output Co upt is priority 7 (I upt is priority 1	_{)'} mpare Chann nighest priorit <u>y</u> abled	-	iority bits		
bit 10-8	Unimplement OC2IP2:OC2 111 = Interru • • • 001 = Interru 000 = Interru Unimplement	nted: Read as ' 2IP0: Output Co upt is priority 7 (I upt is priority 1 upt source is dis	^{o'} mpare Chann nighest priority abled	/ interrupt)			
bit 10-8 bit 7	Unimplemen OC2IP2:OC2 111 = Interru • • • • • • • • • • • • • • • • • •	nted: Read as (2IP0: Output Co upt is priority 7 (upt is priority 1 upt source is dis nted: Read as (^{o'} mpare Chann nighest priorit <u>y</u> abled o' e Channel 2 I	y interrupt)			
bit 10-8 bit 7	Unimplemen OC2IP2:OC2 111 = Interru • • • • • • • • • • • • • • • • • •	nted: Read as ' 2IP0: Output Co upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as ' 20: Input Captur	^{o'} mpare Chann nighest priorit <u>y</u> abled o' e Channel 2 I	y interrupt)			
bit 10-8 bit 7	Unimplemen OC2IP2:OC2 111 = Interru • • • • • • • • • • • • • • • • • •	nted: Read as ' 2IP0: Output Co upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as ' 20: Input Captur	^{o'} mpare Chann nighest priorit <u>y</u> abled o' e Channel 2 I	y interrupt)			
bit 10-8 bit 7	Unimplemen OC2IP2:OC2 111 = Interru • • • • • • • • • • • • • • • • • •	nted: Read as '(2IP0: Output Co upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(P0: Input Captur upt is priority 7 (I	^{o'} mpare Chann nighest priorit <u>y</u> abled o' e Channel 2 I	y interrupt)			
bit 10-8 bit 7	Unimplemen OC2IP2:OC2 111 = Interru • • • • • • • • • • • • • • • • • •	nted: Read as ' 2IP0: Output Co upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as ' 20: Input Captur	^{)'} mpare Chann nighest priorit <u>y</u> abled ^{)'} e Channel 2 I nighest priorit <u>y</u>	y interrupt)			

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
0-0	SPF1IP2	SPF1IP1	SPF1IP0	0-0	T3IP2	T3IP1	T3IP0
 bit 7	3FF IIF2	SFETIET	SFFTIFU		TJIFZ	IJIFI	bit
Legend:							
R = Readab	le bit	W = Writable	bit		mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	ר,				
bit 14-12	-	RXIP0: UART1		rrupt Priority bi	ts		
		pt is priority 7 (l					
	•						
	•						
	001 = Interru						
		pt source is dis					
bit 11	-	ted: Read as '					
bit 10-8		IIP0: SPI1 Eve	-	-			
	111 = Interru	pt is priority 7 (I	highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1 pt source is dis	abled				
bit 7		ited: Read as '					
bit 6-4	-	F1IP0: SPI1 Fa		iority bits			
		pt is priority 7 (l	-	-			
	•	p					
	•						
	• 001 = Interru	pt is priority 1					
		pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	D'				
bit 2-0	T3IP2:T3IP0:	Timer3 Interru	pt Priority bits				
	111 = Interru	pt is priority 7 (l	highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1 pt source is dis					

REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	_	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	AD1IP2:AD1IP0: A/D Conversion Complete Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	U1TXIP2:U1TXIP0: UART1 Transmitter Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled

© 2010 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0
bit 15							bit
		DAMA	DANA			DAMO	
U-0	R/W-1 MI2C1P2	R/W-0 MI2C1P1	R/W-0 MI2C1P0	U-0	R/W-1 SI2C1P2	R/W-0 SI2C1P1	R/W-0 SI2C1P0
 bit 7	WIZCTP2	MIZCIPI	MIZCIPU	_	512CTP2	5120191	bit
							Dit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplomon	ted: Read as '	o'				
bit 14-12	-	1: Input Change		nterrupt Priorit	v bits		
5		pt is priority 7 (<i>y</i> 210		
	•						
	•						
	001 = Interru						
	000 = Interru	pt source is dis	abled				
bit 11	-	ted: Read as '					
bit 10-8		0: Comparator	•	•			
	111 = Interru	pt is priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1 pt source is dis	abled				
bit 7		ited: Read as '					
bit 6-4	-	2C1P0: Master		errunt Priority	hits		
		pt is priority 7 (513		
	•		5				
	•						
	• 001 = Interru	pt is priority 1					
		pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0		C1P0: Slave I2			its		
	111 = Interru	pt is priority 7 (highest priority	interrupt)			
	•						
	•						
	• 001 = Interru	pt is priority 1 pt source is dis					

REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_		—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_		INT1IP2	INT1IP1	INT1IP0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit				U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	iown

bit 15-3 **Unimplemented:** Read as '0'

- INT1IP2:INT1IP0: External Interrupt 1 Priority bits
 - 111 = Interrupt is priority 7 (highest priority interrupt)
 - •

bit 2-0

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T4IP2	T4IP1	T4IP0		OC4IP2	OC4IP1	OC4IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	OC3IP2	OC3IP1	OC3IP0				—
bit 7							bit
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set	1	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	T4IP2:T4IP0:	Timer4 Interru	pt Priority bits				
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	• • 001 = Interru	ot is priority 1					
	• • 001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled				
bit 11	000 = Interru						
	000 = Interru Unimplemen	ot source is dis ted: Read as '	0'	el 4 Interrupt P	riority bits		
bit 11 bit 10-8	000 = Interru Unimplemen OC4IP2:OC4	ot source is dis ted: Read as '	^{0'} ompare Chann	-	riority bits		
	000 = Interru Unimplemen OC4IP2:OC4	ot source is dis ted: Read as ' IP0: Output Co	^{0'} ompare Chann	-	riority bits		
	000 = Interru Unimplemen OC4IP2:OC4	ot source is dis ted: Read as ' IP0: Output Co	^{0'} ompare Chann	-	riority bits		
	000 = Interru Unimplemen OC4IP2:OC4 111 = Interru •	pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (₀ ' ompare Chann	-	riority bits		
	000 = Interrup Unimplemen OC4IP2:OC4 111 = Interrup	pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (^{0'} ompare Chann highest priority	-	riority bits		
	000 = Interrup Unimplemen OC4IP2:OC4 111 = Interrup	pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (pt is priority 1	^{0'} ompare Chann highest priority abled	-	riority bits		
bit 10-8	000 = Interrup Unimplemen OC4IP2:OC4 111 = Interrup	pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (pt is priority 1 pt source is dis ted: Read as '	0' ompare Chann highest priority sabled 0'	-			
bit 10-8 bit 7	000 = Interrup Unimplemen OC4IP2:OC4 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen OC3IP2:OC3	pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (pt is priority 1 pt source is dis ted: Read as '	0' ompare Chann highest priority abled 0' ompare Chann	/ interrupt) el 3 Interrupt P			
bit 10-8 bit 7	000 = Interrup Unimplemen OC4IP2:OC4 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen OC3IP2:OC3	pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' IP0: Output Co	0' ompare Chann highest priority abled 0' ompare Chann	/ interrupt) el 3 Interrupt P			
bit 10-8 bit 7	000 = Interrup Unimplemen OC4IP2:OC4 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen OC3IP2:OC3	pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' IP0: Output Co	0' ompare Chann highest priority abled 0' ompare Chann	/ interrupt) el 3 Interrupt P			
bit 10-8 bit 7	000 = Interrup Unimplemen OC4IP2:OC4 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen OC3IP2:OC3 111 = Interrup	pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (0' ompare Chann highest priority abled 0' ompare Chann	/ interrupt) el 3 Interrupt P			
bit 10-8 bit 7	000 = Interrup Unimplemen OC4IP2:OC4 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen OC3IP2:OC3 111 = Interrup	pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' IP0: Output Co pt is priority 7 (0' ompare Chann highest priority abled 0' ompare Chann highest priority	/ interrupt) el 3 Interrupt P			

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0
bit 15							bit
U-0		D/M/ O	D/M/ O	U-0		D/M/ 0	D/M/ 0
0-0	R/W-1	R/W-0	R/W-0	0-0	R/W-1 T5IP2	R/W-0 T5IP1	R/W-0 T5IP0
	INT2IP2	INT2IP1	INT2IP0		TOIP2	TOIPT	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
			_				
bit 15	-	nted: Read as '					
bit 14-12		TXIPO: UART2			bits		
	111 = Interru	pt is priority 7 (highest priority	interrupt)			
	•						
	•						
		pt is priority 1 pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '	o'				
bit 10-8	U2RXIP2:U2	RXIP0: UART2	Receiver Inte	rrupt Priority bi	its		
		pt is priority 7 (
	•						
	•						
	• 001 – Interru	pt is priority 1					
		ipt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	•	2IP0: External I		ritv bits			
		pt is priority 7 (-	-			
	•		0 1 3	1 /			
	•						
	• 001 - Intorru	unt in priority 1					
		pt is priority 1 pt source is dis	abled				
bit 3		nted: Read as '					
bit 2-0	-	: Timer5 Interru					
		pt is priority 7 ((interrupt)			
	•						
	•						
	•	at in anti-star 4					
		pt is priority 1 pt source is dis	ahlad				

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_		—	—	_	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0
bit 7	÷				·		bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-4	SPI2IP2:SPI2	2IP0: SPI2 Eve	nt Interrupt Pri	ority bits			
	111 = Interru	pt is priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru						
	000 = Interru	pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	SPF2IP2:SPI	F 2IP0: SPI2 Fa	ult Interrupt Pr	iority bits			
	111 = Interru	pt is priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				

REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0
bit 15	•	• 	·	·		·	bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	IC3IP2	IC3IP1	IC3IP0	—	—	—	—
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	Unimplemen	ted: Read as ')'				
bit 14-12	IC5IP2:IC5IP	0: Input Captur	e Channel 5 li	nterrupt Priority	bits		
		pt is priority 7 (I					
	•		0 . ,	.,			
	•						
	• 001 = Interru	nt in priority 1					
		pt is priority i pt source is dis	abled				
oit 11		ited: Read as '					
	-			aterrunt Priority	hite		
	IC4IP2:IC4IP	0: Input Captur	e Channel 4 li	nterrupt Priority	bits		
	IC4IP2:IC4IP		e Channel 4 li		bits		
	IC4IP2:IC4IP	0: Input Captur	e Channel 4 li		bits		
	IC4IP2:IC4IP 111 = Interru	0: Input Captur pt is priority 7 (I	e Channel 4 li		bits		
	IC4IP2:IC4IP 111 = Interru	0: Input Captur pt is priority 7 (I pt is priority 1	e Channel 4 In nighest priority		bits		
bit 10-8	IC4IP2:IC4IP 111 = Interru • • • • • • • • • • • • • • • • • •	0: Input Captur pt is priority 7 (I pt is priority 1 pt source is dis	e Channel 4 In nighest priority abled		bits		
bit 10-8	IC4IP2:IC4IP 111 = Interru 001 = Interru 000 = Interru Unimplemen	0: Input Captur pt is priority 7 (I pt is priority 1 pt source is dis i ted: Read as '(e Channel 4 In highest priority abled	/ interrupt)			
bit 10-8	IC4IP2:IC4IP 111 = Interru 001 = Interru 000 = Interru Unimplemen IC3IP2:IC3IP	0: Input Captur pt is priority 7 (I pt is priority 1 pt source is dis Ited: Read as '(0: Input Captur	e Channel 4 In highest priority abled o ² e Channel 3 In	/ interrupt)			
bit 10-8	IC4IP2:IC4IP 111 = Interru 001 = Interru 000 = Interru Unimplemen IC3IP2:IC3IP	0: Input Captur pt is priority 7 (I pt is priority 1 pt source is dis i ted: Read as '(e Channel 4 In highest priority abled o ² e Channel 3 In	/ interrupt)			
bit 10-8	IC4IP2:IC4IP 111 = Interru 001 = Interru 000 = Interru Unimplemen IC3IP2:IC3IP	0: Input Captur pt is priority 7 (I pt is priority 1 pt source is dis Ited: Read as '(0: Input Captur	e Channel 4 In highest priority abled o ² e Channel 3 In	/ interrupt)			
bit 10-8 bit 7 bit 6-4	IC4IP2:IC4IP 111 = Interru 001 = Interru 000 = Interru Unimplemen IC3IP2:IC3IP 111 = Interru	0: Input Captur pt is priority 7 (I pt is priority 1 pt source is dis i ted: Read as '0 0: Input Captur pt is priority 7 (I	e Channel 4 In highest priority abled o ² e Channel 3 In	/ interrupt)			
bit 10-8	IC4IP2:IC4IP 111 = Interru 001 = Interru 000 = Interru Unimplemen IC3IP2:IC3IP 111 = Interru 001 = Interru	 0: Input Captur pt is priority 7 (I pt is priority 1 pt source is dis ited: Read as '0 input Captur pt is priority 7 (I pt is priority 1 	e Channel 4 In highest priority abled o' e Channel 3 In highest priority	/ interrupt)			
bit 10-8	IC4IP2:IC4IP 111 = Interru 001 = Interru 000 = Interru Unimplemen IC3IP2:IC3IP 111 = Interru 001 = Interru 001 = Interru	0: Input Captur pt is priority 7 (I pt is priority 1 pt source is dis i ted: Read as '0 0: Input Captur pt is priority 7 (I	e Channel 4 In highest priority abled o' e Channel 3 In highest priority abled	/ interrupt)			

REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
_	OC5IP2	OC5IP1	OC5IP0	_	_	_	_	
bit 7		•					bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-7	Unimplemen	ted: Read as '	0'					
bit 6-4	OC5IP2:0C5	IP0: Output Co	mpare Channe	el 5 Interrupt Pri	iority bits			
	111 = Interru	pt is priority 7 (highest priority	interrupt)				
	•							
	•							
	•							

- 001 = Interrupt is priority 1
- 000 = Interrupt source is disabled
- bit 3-0 Unimplemented: Read as '0'

REGISTER 7-26: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	PMPIP2	PMPIP1	PMPIP0	_	—	—	—
bit 7	·	•	•		•	•	bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as 'd)'				
bit 6-4	PMPIP2:PMP	IP0: Parallel M	aster Port Inte	rrupt Priority bi	ts		
	111 = Interru	ot is priority 7 (I	nighest priority	interrupt)			
	•						
	•						
	•						
	001 = Interru						
		ot source is dis					
bit 3-0	Unimplemen	ted: Read as '0)'				

REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—		—	—	MI2C2P2	MI2C2P1	MI2C2P0
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	SI2C2P2	SI2C2P1	SI2C2P0	—	—		—
bit 7							bit 0

Legend:						
R = Readat	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'		
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 15-11	Unimple	mented: Read as '0'				
bit 10-8	MI2C2P2	:MI2C2P0: Master I2C2 Eve	ent Interrupt Priority bits			
	111 = Int	errupt is priority 7 (highest p	riority interrupt)			
	•					
	•					
	•					
		errupt is priority 1 errupt source is disabled				
h:+ 7		•				
bit 7	-	mented: Read as '0'				
bit 6-4	SI2C2P2	SI2C2P0: Slave I2C2 Even	t Interrupt Priority bits			
	111 = Int	errupt is priority 7 (highest p	riority interrupt)			
	•					
	•					
	•	arrupt is priority 1				
		errupt is priority 1				
		errupt source is disabled				
bit 3-0	Unimplei	nented: Read as '0'				

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	_	—	—	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-11	Unimplemen	ted: Read as '	D'				
bit 10-8	RTCIP2:RTC	IP0: Real-Time	Clock/Calenda	ar Interrupt Pric	ority bits		
	111 = Interrup	ot is priority 7 (l	highest priority	interrupt)			
	•			. ,			
	•						
	•						
	001 = Interru						
	000 = Interrup	ot source is dis	abled				
bit 7-0	Unimplemen	ted: Read as '	כי				

REGISTER 7-28: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_	CRCIP2	CRCIP1	CRCIP0	—	U2ERIP2	U2ERIP1	U2ERIP0		
bit 15				·			bit		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_	U1ERIP2	U1ERIP1	U1ERIP0		_	_	_		
bit 7							bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown		
bit 15	Unimplemen	ted: Read as 'd)'						
bit 14-12	-			terrupt Priority	bits				
		2:CRCIP0: CRC Generator Error Interrupt Priority bits Interrupt is priority 7 (highest priority interrupt)							
	•								
	•								
	•								
	001 = Interru	ot is priority 1	abled						
bit 11	-	ted: Read as '							
bit 10-8	-	ERIPO: UART2		t Priority bits					
				•					
	 111 = Interrupt is priority 7 (highest priority interrupt) • 								
	•								
	•								
	001 = Interrupt is priority 1 000 = Interrupt source is disabled								
bit 7	•	ted: Read as '(
	-			t Driarity bita					
bit 6-4	U1ERIP2:U1ERIP0: UART1 Error Interrupt Priority bits								
	111 = Interrupt is priority 7 (highest priority interrupt)								
	•		inglineet priority						
	•	it is phoney if (i							
	• •								
	• • 001 = Interruj	ot is priority 1							
bit 3-0	• • 001 = Interruj 000 = Interruj		abled						

REGISTER 7-29: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

REGISTER 7-30: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	LVDIP2	LVDIP1	LVDIP0
bit 7				•		•	bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 15-3 Unimplemented: Read as '0'							
bit 2-0	2-0 LVDIP2:LVDIP0: Low-Voltage Detect Interrupt Priority bits						
	111 = Interrupt is priority 7 (highest priority interrupt)						
	•						
	•						

٠

001 = Interrupt is priority 1

000 = Interrupt source is disabled

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are					
	initialized, such that all user interrupt					
	sources are assigned to priority level 4.					

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

8.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 6. Oscillator" (DS39700).

The oscillator system for PIC24FJ64GA004 family devices has the following features:

- A total of four external and internal oscillator options as clock sources, providing 11 different clock modes
- On-chip 4x PLL to boost internal operating frequency on select internal and external oscillator sources

- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown

A simplified diagram of the oscillator system is shown in Figure 8-1.



FIGURE 8-1: PIC24FJ64GA004 FAMILY CLOCK DIAGRAM

8.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- · Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The primary oscillator and FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, FCY. In this document, the instruction cycle clock is also denoted by FOSC/2. The internal instruction cycle clock, FOSC/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

8.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to Section 24.1 "Configuration Bits" for further details). The Primary Oscillator Configuration bits, POSCMD1:POSCMD0 (Configuration Word 2<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC2:FNOSC0 (Configuration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator with postscaler (FRCDIV) is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 8-1.

8.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM1:FCKSM0 are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD1: POSCMD0	FNOSC2: FNOSC0	Note
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
(Reserved)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	00	100	1
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
Fast RC Oscillator (FRC)	Internal	11	000	1

TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

8.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 8-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The Clock Divider register (Register 8-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The FRC Oscillator Tune register (Register 8-3) allows the user to fine tune the FRC oscillator over a range of approximately $\pm 12\%$. Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	U-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	—	SOSCEN	OSWEN
bit 7 bit 0							

Legend:	CO = Clear Only bit	SO = Set Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

- bit 14-12 COSC2:COSC0: Current Oscillator Selection bits
 - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
 - 000 = Fast RC Oscillator (FRC)

bit 11 Unimplemented: Read as '0'

bit 10-8 NOSC2:NOSC0: New Oscillator Selection bits⁽¹⁾

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
 - 000 = Fast RC Oscillator (FRC)
- Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
 - 3: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit
	If FSCM is enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit ⁽²⁾
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit ⁽³⁾
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	Unimplemented: Read as '0'
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enable secondary oscillator
	0 = Disable secondary oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiate an oscillator switch to clock source specified by NOSC2:NOSC0 bits
	0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSC Configuration bits.

- 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
- 3: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

REGISTER	8-2: CLK	DIV: CLOCK I		GISTER			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0
bit 15							bit 8
U-0	U-1	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—		—	—	—
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14-12	0 = Interrupts DOZE2:DOZ 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4	s clear the DOZ s have no effec E0: CPU Peripl	t on the DOZE		ipheral clock r	atio to 1:1	
	001 = 1:2 000 = 1:1						
bit 11	DOZEN: DOZ	ZE Enable bit ⁽¹⁾	1				
				peripheral clock	ratio		
bit 10-8	RCDIV2:RCD	ipheral clock ra DIV0: FRC Post	scaler Select I	bits			
	110 = 125 k⊢ 101 = 250 k⊢	(divide by 4) (divide by 2))				
bit 7	Unimplemen	ted: Read as '	כ'				
bit 6	-	ted: Read as '					
bit 5-0	Unimplemen	ted: Read as '	ο'				

REGISTER 8-2: CLKDIV: CLOCK DIVIDER REGISTER



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 15			•	·		•	bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾
bit 7			1	1		1	bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-6	Unimplemen	ted: Read as ')'				
bit 5-0	TUN5:TUN0:	FRC Oscillator	Tuning bits				
		iximum frequer	-				
	011110 =	·	-				
	•						
	•						
	•						
000001 =							
000000 = Center frequency, oscillator is running at factory calibrated frequency 111111 =							
	•						
	•						
	•						
	100001 =						
	100000 = Minimum frequency deviation						

REGISTER 8-3: OSCTUN: FRC Oscillator Tune Register

Note 1: Increments or decrements of TUN5:TUN0 may not change the FRC frequency in equal steps over the FRC tuning range, and may not be monotonic.

8.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note:	The primary oscillator mode has three different submodes (XT, HS and EC)
	which are determined by the POSCMDx
	Configuration bits. While an application
	can switch to and from primary oscillator
	mode in software, it cannot switch
	between the different primary submodes without reprogramming the device.

8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in Flash Configuration Word 2 must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>), to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or SOSC (if SOSCEN remains set).
 - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- 4. Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 8-1.

EXAMPLE 8-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON, #0

8.4.3 SECONDARY OSCILLATOR LOW-POWER OPERATION

Note:	This feature is implemented only on
	PIC24FJ64GA004 family devices with a
	major silicon revision level of B or later
	(DEVREV register value is 3042h or
	greater).

The Secondary Oscillator (SOSC) can operate in two distinct levels of power consumption based on device configuration. In Low-Power mode, the oscillator operates in a low-gain, low-power state. By default, the oscillator uses a higher gain setting, and therefore, requires more power. The Secondary Oscillator Mode Selection bits, SOSCSEL<1:0> (CW2<12:11>), determine the oscillator's power mode.

When Low-Power mode is used, care must be taken in the design and layout of the SOSC circuit to ensure that the oscillator will start up and oscillate properly. The lower gain of this mode makes the SOSC more sensitive to noise and requires a longer start-up time.

8.4.4 OSCILLATOR LAYOUT

On low pin count devices, such as those in the PIC24FJ64GA004 family, due to pinout limitations, the SOSC is more susceptible to noise than other PIC24F devices. Unless proper care is taken in the design and layout of the SOSC circuit, it is possible for inaccuracies to be introduced into the oscillator's period.

In general, the crystal circuit connections should be as short as possible. It is also good practice to surround the crystal circuit with a ground loop or ground plane. For more detailed information on crystal circuit design, please refer to the "*PIC24F Family Reference Manual*", **Section 6. "Oscillator"** (DS39700) and Microchip Application Notes: *AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC*[®] *and PICmicro*[®] *Devices"* (DS00826) and *AN849, "Basic PICmicro*[®] *Oscillator Design"* (DS00849).

9.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 10. Power-Saving Features" (DS39698). Additional power-saving tips can also be found in Appendix B: "Additional Guidance for PIC24FJ64GA004 Family Applications" of this document.

The PIC24FJ64GA004 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock frequency
- · Instruction-based Sleep and Idle modes
- Software controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0** "Oscillator Configuration".

9.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 9-1.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the these events:

- On any interrupt source that is individually enabled
- On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	SLEEP	e mode
PWRSAV	#IDLE_MODE	;	Put	the	device	into	IDLE	mode

9.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE2:DOZE0 bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:256, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

9.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked and thus consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the PMD bit does. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

10.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, **"Section 12. I/O Ports with Peripheral Pin Select (PPS)"** (DS39711).

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is, nevertheless, regarded as a dedicated port because there is no other competing source of outputs.



FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE

10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

10.2 Configuring Analog Port Pins

The use of the AD1PCFG and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

10.2.2 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins are always to be avoided. Table 10-1 summarizes the input capabilities. Refer to **Section 27.1 "DC Characteristics"** for more details.

TABLE 10-1: INPUT VOLTAGE LEVELS

Port or Pin	Tolerated Input	Description
PORTA<4:0>	Vdd	Only VDD input levels
PORTB<15:12>		tolerated.
PORTB<4:0>		
PORTC<2:0>(1)		
PORTA<10:7> ⁽¹⁾	5.5V	Tolerates input levels
PORTB<11:5>		above VDD, useful for
PORTC<9:3>(1)		most standard logic.

Note 1: Unavailable on 28-pin devices.

10.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ64GA004 family of devices to generate interrupt requests to the processor in response to a change of state on selected input pins. This feature is capable of detecting input change of states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 22 external signals that may be selected (enabled) for generating an interrupt request on a change of state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

When the internal pull-up is selected, the pin pulls up to VDD - 0.7V (typical). Make sure that there is no external pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

MOV 0xFF0 MOV W0, T NOP BTSS PORTB	RISBB ; and ; De	nfigure PORTB<15:8> as inputs d PORTB<7:0> as outputs lay 1 cycle xt Instruction
---	---------------------	---

10.4 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices similar to the PIC24FJ64GA family. In an application that needs to use more than one peripheral multiplexed on single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

The peripheral pin select feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

10.4.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins; the number of available pins is dependent on the particular device and its pincount. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number. See Table 1-2 for pinout options in Each Package Offering.

10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

The peripheral pin select module is not applied to I^2C^{TM} , change notification inputs, RTCC alarm outputs or peripherals with analog inputs.

A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

10.4.2.1 Peripheral Pin Select Function Priority

When a pin selectable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Pin select peripherals never take priority over any analog functions associated with the pin.

10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of Special Function Registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

10.4.3.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-14). Each register contains two sets of 5-bit fields, with each set associated with one of the pin selectable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of peripheral pin selections supported by the device.

TABLE 10-2:	SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) ⁽¹⁾
-------------	--

Input Name	Function Name	Register	Configuration Bits	
External Interrupt 1	INT1	RPINR0	INTR1<4:0>	
External Interrupt 2	INT2	RPINR1	INTR2R<4:0>	
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>	
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>	
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>	
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>	
Input Capture 1	IC1	RPINR7	IC1R<4:0>	
Input Capture 2	IC2	RPINR7	IC2R<4:0>	
Input Capture 3	IC3	RPINR8	IC3R<4:0>	
Input Capture 4	IC4	RPINR8	IC4R<4:0>	
Input Capture 5	IC5	RPINR9	IC5R<4:0>	
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>	
Output Compare Fault B	OCFB	RPINR11	OCFBR<4:0>	
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>	
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>	
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>	
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>	
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>	
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<4:0>	
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<4:0>	
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>	
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<4:0>	
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<4:0>	

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

10.4.3.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains two 5-bit fields; each field being associated with one RPn pin (see Register 10-15 through Register 10-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-3). Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '00000'. This permits any given pin to remain disconnected from the output of any of the pin selectable peripherals.
TABLE 10-3: SELECTABLE OUTPUT SOURCES (MAPS FUNCTION TO OUTPUT)

Function	Output Function Number ⁽¹⁾	Output Name
NULL ⁽²⁾	0	NULL
C10UT	1	Comparator 1 Output
C2OUT	2	Comparator 2 Output
U1TX	3	UART1 Transmit
U1RTS ⁽³⁾	4	UART1 Request To Send
U2TX	5	UART2 Transmit
U2RTS ⁽³⁾	6	UART2 Request To Send
SDO1	7	SPI1 Data Output
SCK10UT	8	SPI1 Clock Output
SS10UT	9	SPI1 Slave Select Output
SDO2	10	SPI2 Data Output
SCK2OUT	11	SPI2 Clock Output
SS2OUT	12	SPI2 Slave Select Output
OC1	18	Output Compare 1
OC2	19	Output Compare 2
OC3	20	Output Compare 3
OC4	21	Output Compare 4
OC5	22	Output Compare 5

Note 1: Value assigned to the RPn<4:0> pins corresponds to the peripheral output function number.

- 2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.
- **3:** IrDA[®] BCLK functionality uses this output.

10.4.3.3 Mapping Limitations

The control schema of the peripheral pin select is extremely flexible. Other than systematic blocks that prevent signal contention caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lock outs. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

10.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- · Control register lock sequence
- Continuous state monitoring
- Configuration bit remapping lock

10.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

10.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

10.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

10.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control peripheral pin selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the peripheral pin selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '11111' and all RPORx registers reset to '00000', all peripheral pin select inputs are tied to RP31 and all peripheral pin select outputs are disconnected.

Note:	In tying peripheral pin select inputs to						
	RP31, RP31 does not have to exist on a						
	device for the registers to be reset to it.						

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing inline assembly.

Choosing the configuration requires the review of all peripheral pin selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that peripheral pin select functions neither override analog inputs, nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a peripheral pin select.

Example 10-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 10-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

<pre>//***********************************</pre>				
<pre>//***********************************</pre>	//**********	******	* * * * * * * * * * * * *	* * * *
<pre>asm volatile ("MOV #OSCCON, w1 \n" "MOV #0x46, w2 \n" "MOV #0x57, w3 \n" "MOV.b w2, [w1] \n" "MOV.b w3, [w1] \n" "BCLR OSCCON,#6"); //**********************************</pre>	// Unlock Regis	ters		
<pre>"MOV #0x46, w2 \n" "MOV #0x57, w3 \n" "MOV.b w2, [w1] \n" "MOV.b w3, [w1] \n" "BCLR OSCCON,#6"); //***********************************</pre>	//**********	* * * * * * * *	* * * * * * * * * * * * *	* * * *
<pre>"MOV #0x46, w2 \n" "MOV #0x57, w3 \n" "MOV.b w2, [w1] \n" "MOV.b w3, [w1] \n" "BCLR OSCCON,#6"); //***********************************</pre>	asm volatile ("MOV	#OSCCON, w1	\n"
<pre>"MOV #0x57, w3 \n" "MOV.b w2, [w1] \n" "MOV.b w3, [w1] \n" "BCLR OSCCON,#6"); //***********************************</pre>	abiii Volaolilo (
<pre>"MOV.b w2, [w1] \n" "MOV.b w3, [w1] \n" "BCLR OSCCON,#6"); //***********************************</pre>				
<pre>"MOV.b w3, [w1] \n" "BCLR OSCCON,#6"); //**********************************</pre>				
<pre>"BCLR OSCCON,#6"); //***********************************</pre>				
<pre>//***********************************</pre>				\11
<pre>// Configure Input Functions // (See Table 10-2) //***********************************</pre>		BCLR (SCCON, #6"),	
<pre>// Configure Input Functions // (See Table 10-2) //***********************************</pre>	ﯩﺪ ﺑﻪ		به ب	
<pre>// (See Table 10-2) //***********************************</pre>				
<pre>//***********************************</pre>	-	-	ctions	
<pre>//***********************************</pre>				
<pre>// Assign UlRX To Pin RP0 //***********************************</pre>	, ,			
<pre>//***********************************</pre>	//*******	* * * * * * * *	* * * * * * * * * *	
<pre>RPINR18bits.UlRXR = 0; //***********************************</pre>				
<pre>//***********************************</pre>	/ / * * * * * * * * *	* * * * * * * *	* * * * * * * * * *	
<pre>// Assign UlCTS To Pin RP1 //***********************************</pre>	RPINR18bits	.U1RXR =	= 0;	
<pre>// Assign UlCTS To Pin RP1 //***********************************</pre>				
<pre>//***********************************</pre>	/ / * * * * * * * * *	* * * * * * * *	* * * * * * * * * *	
<pre>RPINR18bits.UlCTSR = 1; //***********************************</pre>	// Assign U	1CTS To	Pin RP1	
<pre>//***********************************</pre>	/ / * * * * * * * * *	* * * * * * *	* * * * * * * * * *	
<pre>// Configure Output Functions // (See Table 10-3) //***********************************</pre>	RPINR18bits	.U1CTSR	= 1;	
<pre>// Configure Output Functions // (See Table 10-3) //***********************************</pre>				
<pre>// (See Table 10-3) //***********************************</pre>	//**********	* * * * * * * *	* * * * * * *	
<pre>//***********************************</pre>	// Configure Ou	tput Fu	nctions	
<pre>//***********************************</pre>	// (See Table 1	0-3)		
<pre>// Assign UITX To Pin RP2 //***********************************</pre>	//*********	*****	* * * * * * *	
<pre>//***********************************</pre>	//********	* * * * * * * *	* * * * * * * * * *	
<pre>//***********************************</pre>	// Assign U	1TX TO E	oin RP2	
<pre>//***********************************</pre>	-			
<pre>//***********************************</pre>	RPOR1bits.R	P2R = 3i		
<pre>// Assign UlRTS To Pin RP3 //***********************************</pre>				
<pre>// Assign UlRTS To Pin RP3 //***********************************</pre>	/ / * * * * * * * * *	* * * * * * * *	* * * * * * * * * *	
<pre>//***********************************</pre>				
<pre>RPOR1bits.RP3R = 4; //***********************************</pre>				
<pre>//***********************************</pre>	, ,			
<pre>// Lock Registers //***********************************</pre>	ni onibico.n	1 510 - 17		
<pre>// Lock Registers //***********************************</pre>	/ / * * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * *	* * * *
//************************************				
asm volatile ("MOV #OSCCON, w1 \n" "MOV #0x46, w2 \n" "MOV #0x57, w3 \n" "MOV.b w2, [w1] \n" "MOV.b w3, [w1] \n"	-		* * * * * * * * * * * * * *	* * * *
"MOV #0x46, w2 \n" "MOV #0x57, w3 \n" "MOV.b w2, [w1] \n" "MOV.b w3, [w1] \n"	, ,			
"MOV #0x57, w3 \n" "MOV.b w2, [w1] \n" "MOV.b w3, [w1] \n"	asi votatile (
"MOV.b w2, [w1] \n" "MOV.b w3, [w1] \n"				
"MOV.b w3, [w1] \n"				
"BSET OSCCON, #6");				
		"BSET	USCCON, #6");

Input and output register values can only be changed if OSCCON<IOLOCK> = 0.

See Section 10.4.4.1 "Control Register

Lock" for a specific command sequence.

10.5 Peripheral Pin Select Registers

The PIC24FJ64GA004 family of devices implements a total of 27 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (14)
- Output Remappable Peripheral Registers (13)

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8

Note:

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—			—
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	INT1R4:INT1R0: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits
bit 7-0	Unimplemented: Read as '0'

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15 bit 8								

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	
bit 7 bit 0								

Legend:					
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INT2R4:INT2R0: Assign External Interrupt 2 (INT2) to the Corresponding RPn Pin bits

REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

(
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15	• •	•					bit 8
11.0	11.0	11.0					

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	T3CKR4:T3CKR0: Assign Timer3 External Clock (T3CK) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	T2CKR4:T2CKR0: Assign Timer2 External Clock (T2CK) to the Corresponding RPn Pin bits

REGISTER 10-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0
bit 7							bit 0

Legend:			
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '		d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **T5CKR4:T5CKR0:** Assign Timer5 External Clock (T5CK) to the Corresponding RPn Pin bits bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **T4CKR4:T4CKR0:** Assign Timer4 External Clock (T4CK) to the Corresponding RPn Pin bits

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	IC2R4:IC2R0: Assign Input Capture 2 (IC2) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	IC1R4:IC1R0: Assign Input Capture 1 (IC1) to the Corresponding RPn Pin bits

REGISTER 10-6: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 IC4R4:IC4R0: Assign Input Capture 4 (IC4) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 IC3R4:IC3R0: Assign Input Capture 3 (IC3) to the Corresponding RPn Pin bits

REGISTER 10-7: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0
bit 7							bit 0
l egend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 IC5R4:IC5R0: Assign Input Capture 5 (IC5) to the Corresponding RPn Pin bits

REGISTER 10-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	_	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	_	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		ł	'0' = Bit is cleared x = Bit is u			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **OCFBR4:OCFBR0:** Assign Output Compare Fault B (OCFB) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 OCFAR4:OCFAR0: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits

REGISTER 10-9: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	U1CTSR4:U1CTSR0: Assign UART1 Clear to Send (U1CTS) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	U1RXR4:U1RXR0: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits

REGISTER 10-10: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 U2CTSR4:U2CTSR0: Assign UART2 Clear to Send (U2CTS) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 U2RXR4:U2RXR0: Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits

REGISTER 10-11: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		—	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	SCK1R4:SCK1R0: Assign SPI1 Clock Input (SCK1IN) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI1R4:SDI1R0: Assign SPI1 Data Input (SDI1) to the Corresponding RPn Pin bits

REGISTER 10-12: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15						bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—		—	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS1R4:SS1R0: Assign SPI1 Slave Select Input (SS1IN) to the Corresponding RPn Pin bits

REGISTER 10-13: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	_	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	SCK2R4:SCK2R0: Assign SPI2 Clock Input (SCK2IN) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI2R4:SDI2R0: Assign SPI2 Data Input (SDI2) to the Corresponding RPn Pin bits

REGISTER 10-14: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R4:SS2R0: Assign SPI2 Slave Select Input (SS2IN) to the Corresponding RPn Pin bits

REGISTER 10-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

— — RP1R4 RP1R3 RP1R2 RP1R1 RP1R0 bit 15 bit 8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 bit 8	_	—	—	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
	bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8	RP1R4:RP1R0: Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP0R4:RP0R0: Peripheral Output Function is Assigned to RP0 Output Pin bits

(see Table 10-3 for peripheral function numbers)

REGISTER 10-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R4:RP3R0:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R4:RP2R0:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-17:	RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2
-----------------	--

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	RP5R4	RP5R3	RP5R2	RP5R1	RP5R0
bit 15		·					bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7			•				bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
bit 15-13	Unimplemer	nted: Read as '	D'				
bit 12-8		R0: Peripheral ()-3 for periphera		on is Assigned to nbers)	o RP5 Output F	Pin bits	
L:1 7 C			- 1				

- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP4R4:RP4R0:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0

Legend:				
R = Reada	able bit	W = Writable bit	U = Unimplemented bit, read	l as 'O'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R4:RP7R0:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 10-3 for peripheral function numbers)

- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP6R4:RP6R0:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15							bit 8
11.0	11.0	11.0					

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8	RP9R4:RP9R0: Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'

bit 4-0 **RP8R4:RP8R0:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R4:RP11R0:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R4:RP10R0:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-21: F	RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6
-------------------	---

11-0	11-0	R/W_0	R/\/_0	R/M/_0	R/W_0	R/W-0
0-0	0-0		-		-	-
		RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0
						bit 0
	U-0 — U-0 —		— — RP13R4	— — RP13R4 RP13R3 U-0 U-0 R/W-0 R/W-0	— — RP13R4 RP13R3 RP13R2 U-0 U-0 R/W-0 R/W-0 R/W-0	— — RP13R4 RP13R3 RP13R2 RP13R1 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP13R4:RP13R0: Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP12R4:RP12R0: Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP15R4	RP15R3	RP15R2	RP15R1	RP15R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R4:RP15R0:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 10-3 for peripheral function numbers)

- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP14R4:RP14R0:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 10-3 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP17R4 ⁽¹⁾	RP17R3 ⁽¹⁾	RP17R2 ⁽¹⁾	RP17R1 ⁽¹⁾	RP17R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP16R4 ⁽¹⁾	RP16R3 ⁽¹⁾	RP16R2 ⁽¹⁾	RP16R1 ⁽¹⁾	RP16R0 ⁽¹⁾
bit 7	bit 7						bit 0
Legend:							
R = Readable bit W = Writable b		bit	U = Unimplemented bit, read as '0'				

REGISTER 10-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

		0 - Onimplemented bit, read	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8	RP17R4:RP17R0: Peripheral Output Function is Assigned to RP17 Output Pin bits ⁽¹⁾ (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP16R4:RP16R0: Peripheral Output Function is Assigned to RP16 Output Pin bits ⁽¹⁾

(see Table 10-3 for peripheral function numbers)

REGISTER 10-24: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

— — RP19R4 RP19R3 RP19R2 RP19R1 RP19R0 bit 15 bit 8 bit 8 bit 8 bit 8 bit 8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 bit 8	—	—	—	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
	bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **RP19R4:RP19R0:** Peripheral Output Function is Assigned to RP19 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP18R4:RP18R0:** Peripheral Output Function is Assigned to RP18 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

REGISTER 10-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP21R4 ⁽¹⁾	RP21R3 ⁽¹⁾	RP21R2 ⁽¹⁾	RP21R1 ⁽¹⁾	RP21R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP20R4 ⁽¹⁾	RP20R3 ⁽¹⁾	RP20R2 ⁽¹⁾	RP20R1 ⁽¹⁾	RP20R0 ⁽¹⁾
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 12-8	RP21R4:RP21R0: Peripheral Output Function is Assigned to RP21 Output Pin bits ⁽¹⁾ (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'

bit 4-0 **RP20R4:RP20R0:** Peripheral Output Function is Assigned to RP20 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

REGISTER 10-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_		RP23R4 ⁽¹⁾	RP23R3 ⁽¹⁾	RP23R2 ⁽¹⁾	RP23R1 ⁽¹⁾	RP23R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RP22R4 ⁽¹⁾	RP22R3 ⁽¹⁾	RP22R2 ⁽¹⁾	RP22R1 ⁽¹⁾	RP22R0 ⁽¹⁾

hit	7
DIT	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP23R4:RP23R0:** Peripheral Output Function is Assigned to RP23 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R4:RP22R0:** Peripheral Output Function is Assigned to RP22 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

bit 0

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—		—	RP25R4 ⁽¹⁾	RP25R3 ⁽¹⁾	RP25R2 ⁽¹⁾	RP25R1 ⁽¹⁾	RP25R0 ⁽¹⁾	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—	RP24R4 ⁽¹⁾	RP24R3 ⁽¹⁾	RP24R2 ⁽¹⁾	RP24R1 ⁽¹⁾	RP24R0 ⁽¹⁾	
bit 7		•		•		•	bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown	
bit 15-13	Unimplemen	ted: Read as 'o)'					
bit 12-8 RP25R4:RP25R0: Peripheral Output Function is Assigned to RP25 Output Pin bits ⁽¹⁾								

REGISTER 10-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

(see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R4:RP24R0:** Peripheral Output Function is Assigned to RP24 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

11.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 14. Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC), or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP2:T1IP0, to set the interrupt priority.



FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON	—	TSIDL	_	_	—	—	_			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
—	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS				
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
							0001			
bit 15	TON: Timer1	On bit								
	1 = Starts 16									
	0 = Stops 16									
bit 14	-	nted: Read as '								
bit 13		in Idle Mode bit								
		ue module ope module operati			e mode					
bit 12-7	Unimplemer	nted: Read as '	כי							
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit									
	<u>When TCS =</u> This bit is igr									
	When TCS =									
		me accumulatio me accumulatio								
bit 5-4	TCKPS1:TC	KPS0: Timer1 I	nput Clock Pre	escale Select b	its					
	11 = 1:256		-							
	10 = 1:64									
	01 = 1:8 00 = 1:1									
bit 3		nted: Read as '	י)							
bit 2	-			hronization Sel	lect bit					
5112	TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1:									
	1 = Synchro	onize external cl synchronize ext		out						
	<u>When TCS =</u> This bit is igr									
bit 1	TCS: Timer1	Clock Source S	Select bit							
		l clock from T10 clock (Fosc/2)	CK pin (on the	rising edge)						

12.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 14. Timers" (DS39704).

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3 and Timer4/5 operate in three modes:

- Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- Single 32-bit synchronous counter
- They also support these features:
- Timer gate operation
- Selectable prescaler settings
- Timer operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period register match
- ADC Event Trigger (Timer4/5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the ADC Event Trigger; this is implemented only with Timer5. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 12-1; T3CON and T5CON are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note:	For 32-bit operation, T3CON and T5CON
	control bits are ignored. Only T2CON and
	T4CON control bits are used for setup and
	control. Timer2 and Timer4 clock and gate
	inputs are utilized for the 32-bit timer
	modules, but an interrupt is generated with
	the Timer3 or Timer5 interrupt flags.

To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS1:TCKPS0 bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to external clock, RPINRx (TxCK) must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word of the value while PR2 (or PR4) contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE or T5IE; use the priority bits, T3IP2:T3IP0 or T5IP2:T5IP0, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR3:TMR2 (or TMR5:TMR4). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 10.4 "Peripheral Pin Select" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE; use the priority bits, TxIP2:TxIP0, to set the interrupt priority.
- 6. Set the TON bit (TxCON<15> = 1).



FIGURE 12-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM



FIGURE 12-3: TIMER3 AND TIMER5 (16-BIT SYNCHRONOUS) BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	_	TSIDL	_		—	_	_		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾		TCS ⁽²⁾	—		
bit 7							bit (
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own		
		A 1 H							
bit 15	TON: Timerx When TxCO								
	1 = Starts 32								
	0 = Stops 32								
	When TxCO								
	1 = Starts 16 0 = Stops 16								
bit 14	-		۰ ،						
bit 13	Unimplemented: Read as '0' TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode								
		0 = Continue module operation in Idle mode							
bit 12-7	Unimplemer	Unimplemented: Read as '0'							
bit 6	TGATE: Time	erx Gated Time	Accumulation	Enable bit					
	When TCS =								
	This bit is ign								
	When TCS =	<u> 0:</u> ne accumulatio	n enabled						
		ne accumulatio							
bit 5-4	TCKPS1:TC	KPS0: Timerx I	nput Clock Pre	scale Select bit	s				
	11 = 1:256								
	10 = 1:64								
	01 = 1:8 00 = 1:1								
bit 3		ïmer Mode Sele	ect bit ⁽¹⁾						
		ind Timery form		timer					
	0 = Timerx a	ind Timery act a	is two 16-bit tir	ners					
		e, T3CON cont		affect 32-bit tim	er operation.				
bit 2		nted: Read as '							
bit 1		Clock Source S							
		l clock from pin, clock (Fosc/2)	IXCK (on the	rising edge)					
bit 0		nted: Read as ')'						
Note 1: In	n 32-bit mode, th	ne T3CON or T	5CON control b	oits do not affec	t 32-bit timer o	operation.			
	TCS = 1, RPIN					-	n see		

REGISTER 12-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER

Section 10.4 "Peripheral Pin Select".

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	_	TSIDL ⁽¹⁾		_	—		_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
_	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾	—	—	TCS ^(1,2)	_
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15	TON: Timery	On bit ⁽¹⁾					
	1 = Starts 16 0 = Stops 16						
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	TSIDL: Stop	in Idle Mode bit	(1)				
		ue module ope module operat		vice enters Idle	mode		
bit 12-7		ted: Read as '					
bit 6	When TCS = This bit is ign <u>When TCS =</u> 1 = Gated tir 0 = Gated tir	ored. <u>0:</u> ne accumulatio ne accumulatio	n enabled n disabled				
bit 5-4	TCKPS1:TCI 11 = 1:256	KPS0: Timery I	nput Clock Pre	scale Select bit	_{(S} (1)		
	11 = 1.230 10 = 1:64 01 = 1:8 00 = 1:1						
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	1 = External	Clock Source S clock from pin		ising edge)			
		clock (Fosc/2)					

2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

NOTES:

13.0 INPUT CAPTURE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 15. Input Capture" (DS39701).





13.1 Input Capture Registers

REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
0-0	0-0	ICSIDL	0-0	1	0-0		0-0		
		ICSIDE	_	_					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0		
		ICI0	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾		
bit 7	юп	1010	1000	ICBINE			bit C		
							DILU		
Legend:		HC = Hardwa	are Clearable b	it					
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unknown			
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13	ICSIDL: Input	t Capture x Mo	dule Stop in Idl	le Control bit					
			II halt in CPU lo Il continue to o	dle mode perate in CPU I	dle mode				
bit 12-8	Unimplemented: Read as '0'								
bit 7	ICTMR: Input	Capture x Tim	er Select bit						
1 = TMR2 contents are captured on capture event									
	0 = TMR3 cor	ntents are capt	ured on captur	e event					
bit 6-5	ICI1:ICI0: Sel	ect Number of	Captures per I	nterrupt bits					
			h capture ever						
		on every third	capture event						

- 01 = Interrupt on every second capture event
- 00 = Interrupt on every capture event
- bit 4 ICOV: Input Capture x Overflow Status Flag bit (read-only)
 - 1 = Input capture overflow occurred
 - 0 = No input capture overflow occurred
- bit 3 ICBNE: Input Capture x Buffer Empty Status bit (read-only)
 - 1 = Input capture buffer is not empty, at least one more capture value can be read
 - 0 = Input capture buffer is empty
- bit 2-0 ICM2:ICM0: Input Capture x Mode Select bits⁽¹⁾
 - 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable)
 - 110 = Unused (module disabled)
 - 101 = Capture mode, every 16th rising edge
 - 100 = Capture mode, every 4th rising edge
 - 011 = Capture mode, every rising edge
 - 010 = Capture mode, every falling edge
 - 001 = Capture mode, every edge (rising and falling) ICI<1:0> bits do not control interrupt generation for this mode
 - 000 = Input capture module turned off
- Note 1: RPINRx (ICxRx) must be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select".

14.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 16. Output Compare" (DS39706).

14.1 Setup for Single Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation):

- Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in steps 2 and 3 above into the Output Compare x register, OCxR, and the Output Compare x Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or greater than value in OCxRS, the Output Compare x Secondary register.
- Set the OCM bits to '100' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 7. Set the TON (TyCON<15>) bit to '1', which enables the compare time base to count.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the incrementing timer, TMRy, matches the Output Compare x Secondary register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set, which will result in an interrupt if it is enabled, by setting the OCxIE bit. For further information on peripheral interrupts, refer to Section 7.0 "Interrupt Controller".

10. To initiate another single pulse output, change the Timer and Compare register settings, if needed, and then issue a write to set the OCM bits to '100'. Disabling and re-enabling of the timer and clearing the TMRy register are not required, but may be advantageous for defining a pulse from a known event time boundary.

The output compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can be initiated by rewriting the value of the OCxCON register.

14.2 Setup for Continuous Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in step 2 and 3 above into the Output Compare x register, OCxR, and the Output Compare x Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or greater than value in OCxRS.
- Set the OCM bits to '101' and the OCTSEL bit to the desired timer source. The OCx pin state will now be driven low.
- Enable the compare time base by setting the TON (TyCON<15>) bit to '1'.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the compare time base, TMRy, matches the OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.
- 10. As a result of the second compare match event, the OCxIF interrupt flag bit set.
- 11. When the compare time base and the value in its respective Timer Period register match, the TMRy register resets to 0x0000 and resumes counting.
- 12. Steps 8 through 11 are repeated and a continuous stream of pulses is generated indefinitely. The OCxIF flag is set on each OCxRS/TMRy compare match event.

14.3 Pulse-Width Modulation Mode

Note:	This peripheral contains input and output						
	functions that may need to be configured						
	by the peripheral pin select. See						
	Section 10.4 "Peripheral Pin Select" for						
	more information.						

The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected Timer Period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OCxR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- Configure the output compare module for one of two PWM Operation modes by writing to the Output Compare Mode bits, OCM<2:0> (OCxCON<2:0>).
- 6. Set the TMRy prescale value and enable the time base by setting TON (TxCON<15>) = 1.
 - Note: The OCxR register should be initialized before the output compare module is first enabled. The OCxR register becomes a Read-Only Duty Cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the Output Compare x Secondary register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

14.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 14-1.

EQUATION 14-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period = $[(PRy) + 1] \bullet TCY \bullet (Timer Prescale Value)$ where:

PWM Frequency = 1/[PWM Period]

Note 1: Based on TCY = 2 * TOSC, Doze mode and PLL are disabled.

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

14.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Output Compare x register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (Timer Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Example 14-1 for PWM mode timing details. Table 14-1 shows example PWM frequencies and resolutions for a device operating at 10 MIPS.

EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾



EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

1. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where FOSC = 8 MHz with PLL

(32 MHz device clock rate) and a Timer2 prescaler setting of 1:1. TCY = 2 * Tosc = 62.5 ns PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 μ s PWM Period = (PR2 + 1) • TCY • (Timer 2 Prescale Value) 19.2 μ s = (PR2 + 1) • 62.5 ns • 1

PR2 = 306

2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution = $\log_{10}(FCY/FPWM)/\log_{10}2)$ bits

= $(\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}2)$ bits

= 8.3 bits

Note 1: Based on TCY = 2 * TOSC, Doze mode and PLL are disabled.

TABLE 14-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)	- PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (FCY = 4 MHz)(')
---	--

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.



FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM

4: This peripheral's inputs and outputs must be assigned to an available RPn pin before use. Please see Section 10.4 "Peripheral Pin Select" section for more information.

14.4 Output Compare Register

REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
		OCSIDL		—	_		—
bit 15							bit 8
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL	OCM2 ⁽¹⁾	OCM1 ⁽¹⁾	OCM0 ⁽¹⁾
bit 7							bit 0

Legend:	HC = Hardware Clearable bit				
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare x in Idle Mode Control bit
	 1 = Output Compare x will halt in CPU Idle mode 0 = Output Compare x will continue to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	1 = PWM Fault condition has occurred (cleared in HW only)
	0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	OCTSEL: Output Compare x Timer Select bit
	1 = Timer3 is the clock source for Output Compare x
	0 = Timer2 is the clock source for Output Compare x
	Refer to the device data sheet for specific time bases available to the output compare module.
bit 2-0	OCM2:OCM0: Output Compare x Mode Select bits ⁽¹⁾ 111 = PWM mode on OCx, Fault pin, OCFx, enabled ⁽²⁾
	111 = PWM mode on OCx, Fault pin, OCFx, enabled(2)110 = PWM mode on OCx, Fault pin, OCFx, disabled(2)
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	100 = Initialize OCx pin low, generate single output pulse on OCx pin
	011 = Compare event toggles OCx pin
	010 = Initialize OCx pin high, compare event forces OCx pin low
	 001 = Initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled
	000 - Output compare channel is disabled
Note 1:	RPORx (OCx) must be configured to an available RPn pin. For more information, see Section 10.4 " Peripheral Pin Select ".

2: OCFA pin controls OC1-OC4 channels. OCFB pin controls the OC5 channel.

NOTES:

15.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 23. Serial Peripheral Interface (SPI)" (DS39699)

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with Motorola's SPI and SIOP interfaces.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note:	Do not perform read-modify-write opera-						
	tions (such as bit-oriented instructions) on						
	the SPIxBUF register in either Standard or						
	Enhanced Buffer mode.						

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported. The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, SSx is not used. In the 2-pin mode, both SDOx and SSx are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 15-1 and Figure 15-2.

Depending on the pin count, devices of the PIC24FJ64GA004 family offer one or two SPI modules on a single device.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON1 or SPIxCON2 refers to the control register for the SPI1 or SPI2 module.

To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)



To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - Clear the SPIxIF bit in the respective IFSx register.
 - Set the SPIxIE bit in the respective IECx register.
 - Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the \overline{SSx} pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



REGISTER	15-1: SPIx	STAT: SPIx S	FATUS AND	CONTROL R	EGISTER				
R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0		
SPIEN ⁽¹⁾	_	SPISIDL	—		SPIBEC2	SPIBEC1	SPIBEC0		
bit 15							bit 8		
DA						DA	D 0		
R-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0		
SRMPT bit 7	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF bit (
Legend:		C = Clearable	bit						
R = Readable	e bit	W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	SPIEN: SPIx 1 = Enables 0 = Disables	module and cor	figures SCKx,	SDOx, SDIx a	nd $\overline{\text{SSx}}$ as seria	al port pins			
bit 14	Unimplemer	nted: Read as ')'						
bit 13		op in Idle Mode							
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 								
bit 12-11	Unimplemer	nted: Read as ')'						
bit 10-8	SPIBEC2:SPIBEC0: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) <u>Master mode:</u> Number of SPI transfers pending. <u>Slave mode:</u> Number of SPI transfers unread.								
bit 7	SRMPT: Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode)								
		ift register is em ift register is not		to send or rece	eive				
bit 6	SPIROV: Receive Overflow Flag bit								
	 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register. 0 = No overflow has occurred 								
bit 5	SRXMPT: Receive FIFO Empty bit (valid in Enhanced Buffer mode)								
		FIFO is empty FIFO is not em	pty						
bit 4-2	SISEL2:SISEL0: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode)								
	110 = Intern 101 = Intern 100 = Intern 011 = Intern 010 = Intern 001 = Intern 000 = Intern	upt when SPIx to upt when last bit upt when the las upt when one da upt when SPIx m upt when SPIx m upt when data is upt when the la MPT bit is set)	is shifted into t bit is shifted of ata is shifted in eceive buffer is eceive buffer is available in re	SPIXSR; as a r out of SPIXSR; to the SPIXSR; s full (SPIRBF t s 3/4 or more fu eceive buffer (S	result, the TX F now the transr as a result, the bit set) Ill RMPT bit is se	nit is complete e TX FIFO has t)			
		se functions mu Select" for mor		d to available R	Pn pins before	use. See Sect	ion 10.4		

REGISTER 15-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER
REGISTER 15-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty
	In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.
	In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Buffer mode:
	In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.
	In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location.
	Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

Note 1: If SPIEN = 1, these functions must be assigned to available RPn pins before use. See Section 10.4 "Peripheral Pin Select" for more information.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_		DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽⁴	-	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0
bit 7	ON	MOTEN	OFTICE	OFILET	OFICE	TTRET	bit
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	-		n bit (SPI Maste	r modes only)(1)		
	1 = Internal S	-	abled; pin funct	• ·			
bit 11		ables SDOx pi					
		•	y module; pin fu	Inctions as I/O			
	0 = SDOx pi	n is controlled I	by the module				
bit 10	MODE16: Wo	ord/Byte Comm	nunication Seleo	ct bit			
		ication is word	• • •				
		ication is byte-					
bit 9		ata Input Samp	ble Phase bit				
	<u>Master mode</u> 1 = Input dat		nd of data outp	ut time			
			niddle of data o				
	Slave mode:	alcored when	SPIx is used in	Slava modo			
bit 8		lock Edge Sele		Slave mode.			
		•	ges on transitio	n from active cl	ock state to Idl	e clock state (s	ee hit 6)
			ges on transitio				
bit 7			bit (Slave mod				
	$1 = \overline{SSx}$ pin (used for Slave	mode				
	-	•	dule; pin contro	olled by port fur	nction		
bit 6		Polarity Select I					
			nigh level; active ow level; active				
bit 5		ter Mode Enab		state is a high	level		
DIL 5	1 = Master m						
	0 = Slave mo						
Note 1:	If DISSCK = 0, S		onfigured to an	available RPn	pin. See Sectio	on 10.4 "Perip	heral Pin
-	Select" for more		e				
2:	If DISSDO = 0, S Select" for more	information.	-		-	-	
3:	The CKE bit is no SPI modes (FRM	EN = 1).					
4:	If SSEN = 1, \overline{SSx}	must be config	jured to an avai	lable RPn pin.	See Section 10	0.4 "Periphera	I Pin Select

REGISTER 15-2: SPIxCON1: SPIx CONTROL REGISTER 1

REGISTER 15-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE2:SPRE0: Secondary Prescale bits (Master mode)
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - ... 000 = Secondary prescale 8:1
- bit 1-0 **PPRE1:PPRE0:** Primary Prescale bits (Master mode)
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- **Note 1:** If DISSCK = 0, SCKx must be configured to an available RPn pin. See **Section 10.4 "Peripheral Pin Select**" for more information.
 - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.
 - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	SPIFPOL	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	_	SPIFE	SPIBEN
bit 7							bit 0

Legend:							
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'			
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15	1 = Frame	Framed SPIx Support bit ed SPIx support enabled ed SPIx support disabled					
bit 14	1 = Frame	Frame Sync Pulse Direction e sync pulse input (slave) e sync pulse output (master)					
bit 13	1 = Frame	: Frame Sync Pulse Polarity e sync pulse is active-high e sync pulse is active-low	bit (Frame mode only)				
bit 12-2	Unimpler	mented: Read as '0'					
bit 1	1 = Frame	SPIFE: Frame Sync Pulse Edge Select bit 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock					
bit 0	1 = Enhai	Enhanced Buffer Enable bit nced Buffer enabled nced Buffer disabled (Legacy	y mode)				



FIGURE 15-3: SPI MASTER/SLAVE CONNECTION (STANDARD MODE)





















EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler * Secondary Prescaler

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

TABLE 15-1: SAMPLE SCK FREQUENCIES^(1,2)

Fcy = 16 MHz	Secondary Prescaler Settings					
		1:1	2:1	4:1	6:1	8:1
Primary Prescaler Settings	1:1	Invalid	8000	4000	2667	2000
	4:1	4000	2000	1000	667	500
	16:1	1000	500	250	167	125
	64:1	250	125	63	42	31
Fcy = 5 MHz						
Primary Prescaler Settings	1:1	5000	2500	1250	833	625
	4:1	1250	625	313	208	156
	16:1	313	156	78	52	39
	64:1	78	39	20	13	10

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: SCKx frequencies shown in kHz.

16.0 INTER-INTEGRATED CIRCUIT (I²C[™])

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 24. Inter-Integrated Circuit (I²C[™])" (DS39702).

The Inter-Integrated CircuitTM (I²CTM) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.

The I²C module supports these features:

- · Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address, as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications.
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL

A block diagram of the module is shown in Figure 16-1.

16.1 Peripheral Remapping Options

The l^2 C modules are tied to fixed pin assignments, and cannot be reassigned to alternate pins using peripheral pin select. To allow some flexibility with peripheral multiplexing, the I2C1 module in all devices, can be reassigned to the alternate pins, designated as ASCL1 and ASDA1 during device configuration.

Pin assignment is controlled by the I2C1SEL Configuration bit; programming this bit (= 0) multiplexes the module to the ASCL1 and ASDA1 pins.

16.2 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.





16.3 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 16-1.

EQUATION 16-1: COMPUTING BAUD RATE RELOAD VALUE⁽¹⁾



TABLE 16-1: $I^2 C^{TM} CLOCK RATES^{(1)}$

16.4 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '00100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 16-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Required		I2CxB	RG Value	Actual
System FscL	Fcy	(Decimal)	(Hexadecimal)	FSCL
100 kHz	16 MHz	157	9D	100 kHz
100 kHz	8 MHz	78	4E	100 kHz
100 kHz	4 MHz	39	27	99 kHz
400 kHz	16 MHz	37	25	404 kHz
400 kHz	8 MHz	18	12	404 kHz
400 kHz	4 MHz	9	9	385 kHz
400 kHz	2 MHz	4	4	385 kHz
1 MHz	16 MHz	13	D	1.026 MHz
1 MHz	8 MHz	6	6	1.026 MHz
1 MHz	4 MHz	3	3	0.909 MHz

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

TABLE 16-2: I²C[™] RESERVED ADDRESSES⁽¹⁾

Slave Address	R/W Bit	Description
0000 000	0	General Call Address ⁽²⁾
0000 000	1	Start Byte
0000 001	x	Cbus Address
0000 010	x	Reserved
0000 011	x	Reserved
0000 1xx	x	HS Mode Master Code
1111 1xx	x	Reserved
1111 Oxx	x	10-Bit Slave Upper Byte ⁽³⁾

Note 1: The address bits listed here will never cause an address match, independent of the address mask settings.

2: Address will be Acknowledged only if GCEN = 1.

3: Match on this address can only occur on the upper byte in 10-Bit Addressing mode.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN				
bit 15							bit a				
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7	STREM	ACRUT	ACKEN	KCEN	FEN	KOLN					
							bit				
Legend:		HC = Hardwa	re Clearable bi	t							
R = Readal	ble bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15	12CEN: 12Cx	Enable bit									
		the I2Cx module I2Cx module. A				serial port pins					
bit 14		ted: Read as '0	•								
bit 13	-	p in Idle Mode b									
		ues module ope		evice enters an	Idle mode						
		s module opera									
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C Slave)										
	1 = Releases SCLx clock0 = Holds SCLx clock low (clock stretch)										
		<u>.</u> e., software may slave transmiss					dware clear a				
	If STREN = 0				•						
	Bit is R/S (i.e.,	software may or	nly write '1' to rel	ease clock). Hai	dware clear at b	beginning of slav	e transmissio				
bit 11	IPMIEN: Inte	lligent Periphera	al Management	Interface (IPM	l) Enable bit						
		port mode is en le is disabled	abled; all addre	esses Acknowle	edged						
bit 10	A10M: 10-Bit	Slave Address	ing bit								
	1 = I2CxADD) is a 10-bit slav) is a 7-bit slave	e address								
bit 9											
	DISSLW: Disable Slew Rate Control bit 1 = Slew rate control disabled										
		control enabled									
bit 8	SMEN: SMBus Input Levels bit										
		I/O pin threshold SMBus input th		th SMBus spec	ification						
bit 7	GCEN: Gene	eral Call Enable	bit (when opera	ating as I ² C sla	ve)						
	1 = Enables receptior	interrupt when	a general call a	address is rece	ived in the I2C	xRSR (module	is enabled for				
		call address dis	abled								
bit 6	STREN: SCL	x Clock Stretch	Enable bit (wh	en operating as	s I ² C slave)						
	Used in coniu	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave) Used in conjunction with SCLREL bit.									
	1 = Enables software or receive clock stretching										
	1 = Enables		ive clock streto	•							

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (When operating as I ² C master. Applicable during master receive.) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (When operating as I ² C master. Applicable during master receive.)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receives sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enabled bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enabled bit (when operating as I ² C master)
	1 = Initiates Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.0 = Start condition not in progress

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	—	—		BCL	GCSTAT	ADD10
bit 15							bit 8

R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF
bit 7							bit 0

Legend:	C = Clearable bit	HS = Hardware Settable bit	HSC = Hardware Settable, Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ACKSTAT: Acknowledge Status bit 1 = NACK was detected last 0 = ACK was detected last Hardware set or clear at end of Acknowledge.
bit 14	 TRSTAT: Transmit Status bit (When operating as I²C[™] master. Applicable to master transmit operation.) 1 = Master transmit is in progress (8 bits + ACK) 0 = Master transmit is not in progress
	Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.
bit 13-11	Unimplemented: Read as '0'
bit 10	 BCL: Master Bus Collision Detect bit 1 = A bus collision has been detected during a master operation 0 = No collision Hardware set at detection of bus collision.
bit 9	GCSTAT: General Call Status bit
	 1 = General call address was received 0 = General call address was not received Hardware set when address matches general call address. Hardware clear at Stop detection.
bit 8	ADD10: 10-Bit Address Status bit
	 1 = 10-bit address was matched 0 = 10-bit address was not matched Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.
bit 7	IWCOL: Write Collision Detect bit
	 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy 0 = No collision Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).
bit 6	I2COV: Receive Overflow Flag bit
bit o	 1 = A byte was received while the I2CxRCV register is still holding the previous byte 0 = No overflow Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	D/A : Data/Address bit (when operating as I ² C slave)
	 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was device address Hardware clear at device address match. Hardware set by write to I2CxTRN or by reception of slave byte.

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R/W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave
	0 = Write – indicates data transfer is input to slave
	Hardware set or clear after reception of I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

REGISTER 16-3:	I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER
----------------	--

Legend: R = Readable	hit	W = Writable	bit		nented bit, read		
bit 7							bit 0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
—	—	—	—	—	—	AMSK9	AMSK8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0

bit 15-10 Unimplemented: Read as '0'

AMSK9:AMSK0: Mask for Address Bit x Select bits

'1' = Bit is set

1 = Enable masking for bit x of incoming message address; bit match not required in this position

'0' = Bit is cleared

x = Bit is unknown

0 = Disable masking for bit x; bit match required in this position

16.5 Acknowledge Status

-n = Value at POR

bit 9-0

In both Master and Slave modes, the ACKSTAT bit is only updated when transmitting data resulting in the reception of an ACK or NACK from another device. Do not check the state of ACKSTAT when receiving data, either as a Slave or a Master. Reading ACKSTAT after receiving address or data bytes returns an invalid result.

17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 21. UART" (DS39708).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- · Supports Automatic Baud Rate Detection
- · IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 17-1. The UART module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver



FIGURE 17-1: UART SIMPLIFIED BLOCK DIAGRAM

17.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 17-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 17-1: UART BAUD RATE WITH BRGH = $0^{(1)}$

Baud Rate = $\frac{FCY}{16 \cdot (UxBRG + 1)}$ UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

Example 17-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for UxBRG = 0) and the minimum baud rate possible is Fcy/(16 * 65536).

Equation 17-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 17-2: UART BAUD RATE WITH BRGH = $1^{(1)}$

Baud Rate = $\frac{FCY}{4 \cdot (UxBRG + 1)}$ $UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$ Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

```
Desired Baud Rate = FCY/(16 (UxBRG + 1))
Solving for UxBRG value:
       UxBRG
                  = ((FCY/Desired Baud Rate)/16) - 1
       UxBRG
                  = ((400000/9600)/16) - 1
                  = 25
       UxBRG
Calculated Baud Rate= 4000000/(16 (25 + 1))
                  = 9615
Error
                  = (Calculated Baud Rate – Desired Baud Rate)
                     Desired Baud Rate
                  = (9615 - 9600)/9600
                  = 0.16\%
Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.
```

DS39881D-page 160

17.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt 2 cycles after being set).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

17.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in **Section 17.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt 2 cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

17.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

17.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 17.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

17.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

17.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

17.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

17.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾
UARTEN ⁽¹⁾	_	USIDL	IREN ⁽²⁾	RTSMD		UEN1	UEN0
bit 15				·			bit 8
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit (
Legend:		C = Clearable	bit		ire Clearable bi		
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
			(4)				
bit 15		ARTx Enable bi					
		s enabled; all U s disabled; all U					
	minimal	s uisableu, all u	ART X PILIS ald	controlled by r	OKT lateries,	UARTX power c	
bit 14	Unimplemen	nted: Read as ')'				
bit 13	USIDL: Stop	in Idle Mode bit	t				
	1 = Discontir	nue module ope	ration when d	evice enters Idl	e mode		
		e module operat					
bit 12		Encoder and D		bit ⁽²⁾			
		coder and decod					
L:1 4 4		coder and decod					
bit 11		de Selection for bin in Simplex m		L			
		oin in Flow Cont					
bit 10	•	nted: Read as '					
bit 9-8	UEN1:UEN0	: UARTx Enable	e bits ⁽³⁾				
		UxRX and BCL				ontrolled by PC	ORT latches
		UxRX, UxCTS					
		UxRX and UxR and UxRX pins a					
	latches						
bit 7	WAKE: Wake	e-up on Start Bi	t Detect During	g Sleep Mode E	Enable bit		
		will continue to s				falling edge, b	it cleared in
		e on following ri	sing edge				
	0 = No wake	•					
bit 6		ARTx Loopback	Mode Select	bit			
		Loopback mode k mode is disat	oled				
bit 5		o-Baud Enable					
		baud rate meas		e next characte	er – requires re	ception of a Sv	nc field (55h)
		in hardware upo					().
	0 = Baud rat	e measuremen	t disabled or c	ompleted			
Note 1: If l	JARTEN = 1, t	the peripheral ir	puts and outp	uts must be cor	nfigured to an a	available RPn p	in. See
		eripheral Pin S			U	F	
2: Th		nly available for		mode (BRGH =	0).		
A D'I							

REGISTER 17-1: UXMODE: UARTX MODE REGISTER

3: Bit availability depends on pin availability.

REGISTER 17-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 4 **RXINV:** Receive Polarity Inversion bit
 - 1 = UxRX Idle state is '0'
 - 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
 - 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL1:PDSEL0:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- **Note 1:** If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See **Section 10.4 "Peripheral Pin Select"** for more information.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).
 - 3: Bit availability depends on pin availability.

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	C = Clearable bit	HC = Hardware Cleara	ible bit
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13 UTXISEL1:UTXISEL0: Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

bit 14 UTXINV: IrDA	Encoder Transmit Polarity	Inversion bit
---------------------	---------------------------	---------------

DIT 14	UIXINV: IrDA [®] Encoder Transmit Polarity Inversion bit
	<u>If IREN = 0:</u>
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>If IREN = 1:</u>
	1 = UxTX Idle '1'
	0 = UxTX Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion a = Sume Preak transmission disabled or completed
	0 = Sync Break transmission disabled or completed
bit 10	UTXEN: Transmit Enable bit ⁽¹⁾
	1 = Transmit enabled, UxTX pin controlled by UARTx
	0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by the PORT register.
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
bit 7-6	URXISEL1:URXISEL0: Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer. Receive buffer has one or more characters.

Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	1 = Parity error has been detected for the current character (character at the top of the receive FIFO)0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the RSR to the empty state)
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data; at least one more character can be read 0 = Receive buffer is empty

Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 17-3: UXTXREG: UARTX TRANSMIT REGISTER

U-x	U-x	U-x	U-x	U-x	U-x	U-x	W-x
_	—	—	_	—	—	—	UTX8
bit 15							bit 8
W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			pit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un			x = Bit is unkr	nown			

bit 15-9 Unimplemented: Read as '0'

bit 8 UTX8: Data of the Transmitted Character bit (in 9-bit mode)

bit 7-0 UTX7:UTX0: Data of the Transmitted Character bits

REGISTER 17-4: UxRXREG: UARTx RECEIVE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
—	—	—		—	—	—	URX8
bit 15		·	·	•		•	bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0
bit 7			•			•	bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8 URX8: Data of the Received Character bit (in 9-bit mode)

bit 7-0 URX7:URX0: Data of the Received Character bits

18.0 PARALLEL MASTER PORT (PMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 13. Parallel Master Port (PMP)" (DS39713).

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Note: A number of the pins for the PMP are not present on PIC24FJ64GA004 devices. Refer to the specific device's pinout to determine which pins are available. Key features of the PMP module include:

- Up to 16 Programmable Address Lines
- One Chip Select Line
- Programmable Strobe Options:
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- · Programmable Wait States
- · Selectable Input Voltage Levels



FIGURE 18-1: PMP MODULE OVERVIEW

PMPEN	_		(4)			-	
1.1.4.5		PSIDL	ADRMUX1 ⁽¹⁾	ADRMUX0 ⁽¹⁾	PTBEEN	PTWREN	PTRDEN
bit 15							bit 8
	DANO	R/W-0 ⁽²⁾		DAM 0(2)	DAMA	DAMO	DAMA
R/W-0	R/W-0	-	U-0	R/W-0 ⁽²⁾	R/W-0	R/W-0	R/W-0
CSF1	CSF0	ALP	—	CS1P	BEP	WRSP	RDSP
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	iown
bit 15	PMPEN: Para 1 = PMP ena 0 = PMP disa	bled	rt Enable bit iip access perfo	ormed			
bit 14	Unimplement		•	, integ			
bit 13	PSIDL: Stop in						
	1 = Discontin	ue module ope		evice enters Idle e	mode		
	01 = Lower 8 PMA<1	its of address 3 bits of addre 0:8>		on PMD<7:0> exed on PMD<7 e pins		oer 3 bits are r	nultiplexed c
bit 10	PTBEEN: Byte 1 = PMBE por 0 = PMBE por	t enabled	Enable bit (16-I	Bit Master mode	9)		
bit 9	1 = PMWR/P	MENB port en		e bit			
bit 8	 0 = PMWR/PMENB port disabled PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port enabled 0 = PMRD/PMWR port disabled 						
bit 7-6	CSF1:CSF0: 11 = Reserver 10 = PMCS1 01 = Reserver 00 = Reserver	Chip Select Fu d functions as cl d	Inction bits				
bit 5	ALP: Address	h <u>(PMALL</u> and	d <u>PMALH</u>)				
hit 4	0 = Active-lov	-	-				
bit 4	Unimplement						
bit 3	1 = Active-hig 0 = Active-lov	h (PMCS1/PN	/ //CS1)				

REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER

- Note 1: PMA<10:2> are not available on 28-pin devices.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 2	BEP: Byte Enable Polarity bit 1 = Byte enable active-high <u>(PMBE)</u> 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master Mode 2 (PMMODE<9:8> = 00,01,10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	For Master Mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master Mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)
	For Master Mode 1 (PMMODE<9:8> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

- **Note 1:** PMA<10:2> are not available on 28-pin devices.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

BUSY IRQM1 IRQM0 INCM1 INCM0 MODE16 MODE1 bit 15 BUSY R/W-0 R/W	R/W-0									
R/W-0 R/W-0 <th< td=""><td>MODE0</td></th<>	MODE0									
WAITB1 ⁽¹⁾ WAITB0 ⁽¹⁾ WAITM3 WAITM2 WAITM1 WAITM0 WAITE1 ⁽¹⁾ bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 BUSY: Busy bit (Master mode only) 1 = Port is busy (not useful when the processor stall is active) 0 0 = Port is not busy 0 = Port is not busy 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffer or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode or 0: No interrupt generated, processor stall activated 01 = No interrupt generated at the end of the read/write cycle 0 No interrupt generated bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle <td>bit 8</td>	bit 8									
WAITB1 ⁽¹⁾ WAITB0 ⁽¹⁾ WAITM3 WAITM2 WAITM1 WAITM0 WAITE1 ⁽¹⁾ bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 BUSY: Busy bit (Master mode only) 1 = Port is busy (not useful when the processor stall is active) 0 0 = Port is not busy 0 = Port is not busy waite of the end of the read/write buffer 3 is written (Buffer or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode or 0) 10 = No interrupt generated, processor stall activated 01 = Interrupt generated at the end of the read/write cycle 00 = No interrupt generated bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0>	R/W-0									
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unki bit 15 BUSY: Busy bit (Master mode only) 1 = Port is busy (not useful when the processor stall is active) 0 = Port is not busy bit 14-13 IRQM1:IRQM0: Interrupt Request Mode bits 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffer or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode of 0 = No interrupt generated at the end of the read/write cycle 00 = No interrupt generated at the end of the read/write cycle 00 = No interrupt generated at the end of the read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 11 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes twc 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes twc 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes twc 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes twc 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes twc 0 = 8-bit mode 2 (PMCS1, PMRD/PMWR, PMEBE, PMA<::0> and PMD<7:0> 0 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7:0> 0 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7:0) 0 = Data wait of 3 TCY; multiplexed address phase of 4 TCY 10 = Data wait of 3 TCY; multiplexed address phase of 1 TCY 10 = Data wait of 1 TCY; multiplexed address phase of 1 TCY 10 = Data wait of 1 TCY; multiplexed address phase of 1 TCY 10 = Data wait of a datitional 1 1 TCY 10 = Data wait of additional 1 TCY 10 = Data wait of additional w										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 BUSY: Busy bit (Master mode only) 1 = Port is busy (not useful when the processor stall is active) 0 = Port is not busy bit 14 IRQM1:IRQM0: Interrupt Request Mode bits 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffer or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode or 10 = No interrupt generated at the end of the read/write cycle 00 = No interrupt generated 11 = Interrupt generated at the end of the read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = No increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE1: MODE: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 1 bit 9-8 MODE1:MODE: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD, PMWR, PMBE, PMA <x:0> and PMD<7:0> 0 = Legacy Parallel</x:0>	bit (
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 BUSY: Busy bit (Master mode only) 1 = Port is busy (not useful when the processor stall is active) 0 = Port is not busy bit 14 IRQM1:IRQM0: Interrupt Request Mode bits 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffer or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode or 10 = No interrupt generated at the end of the read/write cycle 00 = No interrupt generated 11 = Interrupt generated at the end of the read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 01 = No increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE1: MODE: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 1 bit 9-8 MODE1:MODE: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD, PMWR, PMBE, PMA <x:0> and PMD<7:0> 0 = Legacy Parallel</x:0>										
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 BUSY: Busy bit (Master mode only) 1 = Port is not busy 0 = Port is not busy 0 = Port is not busy bit 14-13 IRGM1:IRGM0: Interrupt Request Mode bits 11 = Interrupt generated, processor stall activated 0 = No interrupt generated, processor stall activated 0 = No interrupt generated at the end of the read/write cycle 00 = No interrupt generated 0 = No interrupt generated at the end of the read/write cycle 00 = No interrupt generated 0 = No interrupt generated at the end of the read/write cycle 00 = No interrupt generated 0 = No interrupt generated at the end of the read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 0 = No interrupt depresent the differs auto-increment (Legacy PSP mode only) 0 = Decrement ADDR<10:0> by 1 every read/write cycle 0 = No increment of decrement of address 00 = No increment of decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes two 0 = 8-bit mode: 10 (PMCS1, PMRD/PMWR, PMEBE, PMA <x:0> and PMD<7:0>) 0 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMAS1, PMCS1 and PMD<7:0>) 0 = Eapacy Par</x:0>										
bit 15 BUSY: Busy bit (Master mode only) 1 = Port is busy (not useful when the processor stall is active) 0 = Port is not busy bit 14-13 IRQM1:IRQM0: Interrupt Request Mode bits 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffer or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode of 10 = No interrupt generated, processor stall activated 01 = Interrupt generated at the end of the read/write cycle 00 = No interrupt generated bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 02 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 16 bits, a read or write to the Data register invokes one 1 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<::0> and PMD<-7:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, and PMD<-7:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, and PMD<-7:0> bit 7-6 WAITE1:WAITE0: Data Setup to Read/Write Wait State Configuration bits ⁽¹⁾ 11 = Data wait of 1 Tcr; multiplexed address phase of 1 Tcr 02 = Data wait of 1 Tcr; multiplexed address phase of 1 Tcr 03 = Data wait of 2 Tcr; multiplexed address phase of 1 Tcr 04 = Data wait of 2 additional 15 Tcr 	known									
 1 = Port is busy (not useful when the processor stall is active) 0 = Port is not busy bit 14-13 IRQM1:IRQM0: Interrupt Request Mode bits 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffer or on a read or write operation when PMA<1.0> = 11 (Addressable PSP mode or 10 = No interrupt generated, processor stall activated 01 = Interrupt generated at the end of the read/write cycle 00 = No interrupt generated bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:> by 1 every read/write cycle 01 = Increment ADDR<10:> by 1 every read/write cycle 02 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two: 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes two: 0 = 8-bit mode: Q(PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<10 = Master Mode 1 (PMCS1, PMRD, PMWR, PMEB, PMA<x:0> and PMD<10 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7)</x:0></x:0> 10 = Data wait of 4 TCY; multiplexed address phase of 1 TCY 10 = Data wait of 2 TCY; multiplexed address phase of 1 TCY 10 = Data wait of 1 TCY; multiplexed address phase of 1 TCY 11 = Wait of additional 15 TCY 	NIOWII									
 0 = Port is not busy bit 14-13 IRQM1:IRQM0: Interrupt Request Mode bits 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffer or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode or 0) 10 = No interrupt generated, processor stall activated 01 = Interrupt generated at the end of the read/write cycle 00 = No interrupt generated bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 00 = No interrupt generated bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes two 0 = Both mode: Data register is 8 bits, a read or write to the Data register invokes two 0 = Both mode: 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMES1, PMD<:0> and PMD<10 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1, and PMD<7:0>)</x:0> 0 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1, and PMD<7:0 0 = Data wait of 2 Tcr; multiplexed address phase of 3 Tcr 0 = Data wait of 2 Tcr; multiplexed address phase of 1 Tcr 10 = Data wait of 2 Tcr; multiplexed address phase of 1 Tcr 10 = Data wait of 2 Tcr; multiplexed address phase of 1 Tcr 11 = Wait of additional 15 Tcr 11 = Wait of additional 15 Tcr 11 = Wait of additional 15 Tcr 11 = Wait of addition										
 bit 14-13 IRQM1:IRQM0: Interrupt Request Mode bits 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffer or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode of 10 = No interrupt generated at the end of the read/write cycle 00 = No interrupt generated at the end of the read/write cycle 00 = No interrupt generated at the end of the read/write cycle 01 = Interrupt generated at the end of address bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two: 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 10 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD, PMWR, PMENB, PMBE, PMA<x:0> and PMD<7:0></x:0> 10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMES, PMA<x:0> and PMD<7:0></x:0> 11 = Chanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMD<7 12 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy 13 = Data wait of 2 Tcy; multiplexed address phase of 3 Tcy 14 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy 15 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy 11 = Wait of additional 1 Tcy 11 = Wait of additional 1 Tcy 12 = Wait of additional 1 Tcy 13 = Wait of additional 1 Tcy 14 = Matel to additional 1 Tcy 15 = WaitTE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 										
 11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffer or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode of 10 = No interrupt generated, processor stall activated 01 = Interrupt generated at the end of the read/write cycle 00 = No interrupt generated bit 12-11 INCM1: INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 10 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0>)</x:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<10 e Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7) 10 = Data wait of 4 TcY; multiplexed address phase of 4 TcY 10 = Data wait of 2 TcY; multiplexed address phase of 3 TcY 11 = Data wait of 2 TcY; multiplexed address phase of 1 TcY 12 = Data wait of 2 TcY; multiplexed address phase of 1 TcY 13 = Wait of additional 1 TcY 14 = Wait of additional 1 TcY 15 = WaitTE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 										
 10 = No interrupt generated, processor stall activated 01 = Interrupt generated at the end of the read/write cycle 00 = No interrupt generated bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment of DDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 1 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<10 = Master Mode 2 (PMCS1, PMRD/PMWR, PMEBE, PMA<x:0> and PMD<7:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1 and PMD<7:0> 10 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7</x:0></x:0> bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 Tcr; multiplexed address phase of 4 Tcr 10 = Data wait of 3 Tcr; multiplexed address phase of 2 Tcr 11 = Wait of additional 15 Tcr 	ered PSP mode									
 01 = Interrupt generated at the end of the read/write cycle 00 = No interrupt generated bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 4 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMEB, PMBE, PMA<x:0> and PMD<10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMEB, PMA<x:0> and PMD<7:0 = Legacy Parallel Slave Port, control signals (PMRD, PMCS1, PMD>7:0> and PMD<7:0></x:0></x:0> bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 TcY; multiplexed address phase of 4 TcY 10 = Data wait of 2 TcY; multiplexed address phase of 2 TcY 00 = Data wait of 1 TcY; multiplexed address phase of 1 TcY 11 = Wait of additional 15 TcY 000 = No additional 15 TcY 000 = No additional 1 Mot Cycles (operation forced into one TcY) bit 1-0 	only)									
 00 = No interrupt generated bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 4 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<</x:0> 10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMCS1, PMD<7:0>) 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0>) 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1 and PMD<7 bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 Tcv; multiplexed address phase of 3 Tcv 00 = Data wait of 2 Tcv; multiplexed address phase of 1 Tcv 00 = Data wait of 1 Tcv; multiplexed address phase of 1 Tcv 00 = Data wait of 1 Tcv; multiplexed address phase of 1 Tcv 00 = Data wait of additional 15 Tcv 001 = Wait of additional 1 Tcv 000 = No additional wait cycles (operation forced into one Tcv) WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 										
bit 12-11 INCM1:INCM0: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only) 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 1 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA <x:0> and PMD<7 10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMEB, PMA<x:0> and PMD<7:0>) 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<1 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7 bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy 10 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy 00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 111 = Wait of additional 15 Tcy </x:0></x:0>										
 10 = Decrement ADDR<10:0> by 1 every read/write cycle 01 = Increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes one a bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<7:0></x:0> 10 = Master Mode 2 (PMCS1, PMRD/PMWR, PMBE, PMA<x:0> and PMD<7:0></x:0> 10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0></x:0> 10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0></x:0> 10 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7 bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 TcY; multiplexed address phase of 4 TcY 10 = Data wait of 2 TcY; multiplexed address phase of 3 TcY 10 = Data wait of 1 TcY; multiplexed address phase of 1 TcY bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 111 = Wait of additional 15 TcY 11 = Wait of additional 1 TcY 11 = Wait of additional 1 TcY 11 = Wait of additional 1 TcY 										
 01 = Increment ADDR<10:0> by 1 every read/write cycle 00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes one a bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0>)</x:0></x:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<100 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1, PMCS1 and PMD<7) bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 TCY; multiplexed address phase of 4 TCY 10 = Data wait of 2 TCY; multiplexed address phase of 2 TCY 00 = Data wait of 1 TCY; multiplexed address phase of 1 TCY bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 1 TCY 0000 = No additional 1 TCY 0000 = No additional 1 TCY 0000 = No additional 4 TCY 										
00 = No increment or decrement of address bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two: 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 8 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA <x:0> and PMD<7</x:0>	10 = Decrement ADDR<10:0> by 1 every read/write cycle									
 bit 10 MODE16: 8/16-Bit Mode bit 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 1 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMEB, PMA<x:0> and PMD<7:0>)</x:0></x:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMCS1 and PMD<7) bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 TcY; multiplexed address phase of 4 TcY 10 = Data wait of 2 TcY; multiplexed address phase of 3 TcY 01 = Data wait of 1 TcY; multiplexed address phase of 1 TcY bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 TcY 0001 = Wait of additional 1 TcY 0000 = No additional 4 After Strobe Wait State Configuration bits⁽¹⁾ 										
 1 = 16-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 8 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<100 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7</x:0></x:0> bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 Tcr; multiplexed address phase of 4 Tcr 10 = Data wait of 2 Tcr; multiplexed address phase of 3 Tcr 00 = Data wait of 1 Tcr; multiplexed address phase of 1 Tcr bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 Tcr 0001 = Wait of additional 1 Tcr 0000 = No additional wait cycles (operation forced into one Tcr) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 										
 0 = 8-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 8 bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0>)</x:0></x:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<100 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7) bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 TcY; multiplexed address phase of 4 TcY 10 = Data wait of 3 TcY; multiplexed address phase of 3 TcY 01 = Data wait of 1 TcY; multiplexed address phase of 1 TcY bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 111 = Wait of additional 15 TcY 0001 = Wait of additional 1 TcY 0000 = No additional wait cycles (operation forced into one TcY) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 	o 8-bit transfers									
 11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<</x:0> 10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0>)</x:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<1 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7 bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy 10 = Data wait of 3 Tcy; multiplexed address phase of 3 Tcy 01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy 00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 111 = Wait of additional 15 Tcy 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 										
 10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0>)</x:0> 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<1 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7 bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy 10 = Data wait of 3 Tcy; multiplexed address phase of 3 Tcy 01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy 00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 111 = Wait of additional 15 Tcy 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 										
 01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<1 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7 bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy 10 = Data wait of 3 Tcy; multiplexed address phase of 3 Tcy 01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy 00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 Tcy 0001 = Wait of additional 15 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 	11 = Master Mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA <x:0> and PMD<7:0>)</x:0>									
 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7 bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits⁽¹⁾ 11 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy 10 = Data wait of 3 Tcy; multiplexed address phase of 3 Tcy 01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy 00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 111 = Wait of additional 15 Tcy 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 										
bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits ⁽¹⁾ 11 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy 10 = Data wait of 3 Tcy; multiplexed address phase of 3 Tcy 01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy 00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 111 = Wait of additional 15 Tcy 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits ⁽¹⁾										
11 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy 10 = Data wait of 3 Tcy; multiplexed address phase of 3 Tcy 01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy 00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 111 = Wait of additional 15 Tcy 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits	- /									
01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy 00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 Tcy 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits										
00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 Tcy 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits ⁽¹⁾										
bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 Tcy 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits ⁽¹⁾	01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy									
1111 = Wait of additional 15 Tcy 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits ⁽¹⁾										
 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits⁽¹⁾ 										
0000 = No additional wait cycles (operation forced into one Tcy)bit 1-0WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits ⁽¹⁾	1111 = Wait of additional 15 Tcy									
bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits ⁽¹⁾										
-										
11 = Wait of 4 Tcy										
10 = Wait of 3 Tcy										
01 = Wait of 2 Tcy										
00 = Wait of 1 Tcy										

REGISTER 18-2: PMMODE: Parallel Port Mode Register

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

REGISTER 18-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
CS1	_	—	—		ADDR<10:8> ⁽¹⁾	
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		ADDR<	<7:0> ⁽¹⁾			
						bit 0
	CS1	CS1 —	CS1 — — R/W-0 R/W-0 R/W-0	CS1 — — —	CS1 <u> </u>	CS1 — — — ADDR<10:8> ⁽¹⁾ R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	CS1: Chip Select 1 bit
	1 = Chip select 1 is active0 = Chip select 1 is inactive

bit 13-11	Unimplemented: Read as '0'
bit 10-0	ADDR10:ADDR0: Parallel Port Destination Address bits ⁽¹⁾

Note 1: PMA<10:2> are not available on 28-pin devices.

REGISTER 18-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	_	PTEN10 ⁽¹⁾	PTEN9 ⁽¹⁾	PTEN8 ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN7 ⁽¹⁾	PTEN6 ⁽¹⁾	PTEN5 ⁽¹⁾	PTEN4 ⁽¹⁾	PTEN3 ⁽¹⁾	PTEN2 ⁽¹⁾	PTEN1	PTEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Unimplemented: Read as '0'
PTEN14: PMCS1 Strobe Enable bit
1 = PMCS1 functions as chip select0 = PMCS1 pin functions as port I/O
Unimplemented: Read as '0'
PTEN10:PTEN2: PMP Address Port Enable bits ⁽¹⁾
1 = PMA<10:2> function as PMP address lines0 = PMA<10:2> function as port I/O
PTEN1:PTEN0: PMALH/PMALL Strobe Enable bits
 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL 0 = PMA1 and PMA0 pads functions as port I/O

Note 1: PMA<10:2> are not available on 28-pin devices.

REGISTER 18-5: PMSTAT: PARALLEL PORT STATUS REGISTER

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0		
IBF	IBOV	—	—	IB3F	IB2F	IB1F	IB0F		
bit 15		-				·	bit 8		
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1		
OBE	OBUF	—	_	OB3E	OB2E	OB1E	OB0E		
bit 7							bit 0		
Legend:		HS = Hardwa	re Set bit						
R = Readab	ole bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	IBF: Input Bu	ffer Full Status	bit						
		ole input buffer r							
			•	registers are er	npty				
bit 14		Buffer Overflow							
	1 = A write a 0 = No overf	•	nput byte regi	ster occurred (m	nust be cleared	d in software)			
bit 13-12			.,						
	•	ted: Read as '							
bit 11-8		IB3F:IB0F Input Buffer x Status Full bits 1 = Input buffer contains data that has not been read (reading buffer will clear this bit)							
		fer does not co			aing buffer will	clear this bit)			
bit 7	•	Buffer Empty S	-						
		ble output buffe		emptv					
		•	•	fer registers are	full				
bit 6	OBUF: Outpu	ut Buffer Underf	low Status bits	5					
		ccurred from ar rflow occurred	empty output	byte register (n	nust be cleare	d in software)			
bit 5-4	Unimplemen	ted: Read as ')'						
bit 3-0	OB3E:OB0E	Output Buffer x	Status Empty	bits					
	1 = Output b	uffer is empty (writing data to	the buffer will cl	,				
	5 Calput D								

REGISTER 18-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0

0-0	0-0	0-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

- bit 1 RTSECSEL: RTCC Seconds Clock Output Select bit⁽¹⁾ 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
- bit 0 **PMPTTL:** PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

FIGURE 18-2: LEGACY PARALLEL SLAVE PORT EXAMPLE



FIGURE 18-3: ADDRESSABLE PARALLEL SLAVE PORT EXAMPLE



TABLE 18-1: SLAVE MODE ADDRESS RESOLUTION

PMA<1:0>	Output Register (Buffer)	Input Register (Buffer)
00	PMDOUT1<7:0> (0)	PMDIN1<7:0> (0)
01	PMDOUT1<15:8> (1)	PMDIN1<15:8> (1)
10	PMDOUT2<7:0> (2) PMDIN2<7:0> (2)	
11	PMDOUT2<15:8> (3)	PMDIN2<15:8> (3)

FIGURE 18-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)



FIGURE 18-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)

PIC24F	PMA<10:8> PMD<7:0> PMA<7:0>	
	PMCS1	Address Bus
		Multiplexed Data and Address Bus
	PMWR	Control Lines

FIGURE 18-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)







FIGURE 18-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION



FIGURE 18-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION



FIGURE 18-10: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 8-BIT DATA)



FIGURE 18-11: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 16-BIT DATA)



FIGURE 18-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)



19.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 29. Real-Time Clock and Calendar (RTCC)" (DS39696).





19.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

19.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 19-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SEC-ONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 19-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window			
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>		
00	MINUTES	SECONDS		
01	WEEKDAY	HOURS		
10	MONTH	DAY		
11	—	YEAR		

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 19-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

EXAMPLE 19-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL, #13"); //set the RTCWREN bit
asm volatile("pop w8");
asm volatile("pop w7");
```

TABLE 19-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window			
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>		
00	ALRMMIN	ALRMSEC		
01	ALRMWD	ALRMHR		
10	ALRMMNTH	ALRMDAY		
11	_	_		

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

19.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 19-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 19-1.

19.1.3 RTCC CONTROL REGISTERS

REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 |
| bit 7 | | | | | | | bit 0 |

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15	RTCEN: RTCC Enable bit ⁽²⁾
	 1 = RTCC module is enabled 0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12	 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11	HALFSEC: Half-Second Status bit ⁽³⁾ 1 = Second half period of a second 0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit 1 = RTCC output enabled 0 = RTCC output disabled
bit 9-8	RTCPTR1:RTCPTR0: RTCC Value Register Window Pointer bits Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL regis- ters; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'. <u>RTCVAL<15:8>:</u> 00 = MINUTES 01 = WEEKDAY 10 = MONTH 11 = Reserved <u>RTCVAL<7:0>:</u> 00 = SECONDS 01 = HOURS 10 = DAY 11 = YEAR
Note 1:	The RCFGCAL register is only affected by a POR.

- **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

bit 7-0 CAL7:CAL0: RTC Drift Calibration bits

- 01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
 - 01111111 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute
 - 00000000 = No adjustment

...

11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute

10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 19-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
_	_	—	—	—	—	RTSECSEL ⁽¹⁾	PMPTTL		
bit 7							bit 0		
Legend:									
R = Readable bit W = V		W = Writable	/ = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR '1'		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-2	5-2 Unimplemented: Read as '0'								
hit 1	1 DTSECSEL · DTCC Seconds Clock Output Select hit(1)								

F	RTSECSEL: RICC Seconds Clock Output Select bit ¹⁷
	1 = RTCC seconds clock is selected for the RTCC pin
(0 = RTCC alarm pulse is selected for the RTCC pin
F	PMPTTL: PMP Module TTL Input Buffer Select bit
-	1 = PMP module uses TTL input buffers
(0 = RTCC alarm pulse is selected for the RTCC pinPMPTTL: PMP Module TTL Input Buffer Select bit

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7	ARTI	AI(113		AITI	ANTZ		bit C
Legend:							
R = Readable	∍ hit	W = Writable	hit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at		'1' = Bit is set	5 T	'0' = Bit is cle		x = Bit is unkr	NOWD
					arcu		IOWIT
bit 15 bit 14		o) disabled	ed automatica	lly after an ala	arm event whe	never ARPT<7	:0> = 00h and
		enabled; ARP disabled; ARP				to FFh	
bit 13-10 bit 9-8	0000 = Even 0001 = Even 0010 = Even 0011 = Even 0100 = Even 0101 = Even 0101 = Onc 0111 = Onc 1000 = Onc 1001 = Onc 101x = Rese 11xx = Rese	ry 10 seconds ry minute ry 10 minutes ry hour e a day e a week	t when configu use use	red for Februa	-	every 4 years)	
	Points to the	corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> IIN /D INTH emented <u>0>:</u> EC R AY	Alarm Value reg	jisters when re	ading ALRMVA	LH and ALRM LH until it reach	
bit 7-0	11111111 = 00000000 =		eat 255 more ti repeat	mes	er is prevented	from rolling ov	er from 00h to

REGISTER 19-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

19.1.4 RTCVAL REGISTER MAPPINGS

REGISTER 19-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:

Logona.							
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-8 Unimplemented: Read as '0'

bit 7-4 **YRTEN3:YRTEN0:** Binary Coded Decimal Value of Year's Tens Digit; Contains a value from 0 to 9

bit 3-0 **YRONE3: YRONE0:** Binary Coded Decimal Value of Year's Ones Digit; Contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 19-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of '0' or '1'

- bit 11-8 MTHONE3:MTHONE0: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9 bit 7-6 Unimplemented: Read as '0'
- bit 5-4 DAYTEN1:DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3
- bit 3-0 DAYONE3: DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY2:WDAY0: Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN1:HRTEN0: Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2
bit 3-0	HRONE3:HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-12	MINTEN2: MINTEN0: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5
bit 11-8	MINONE3: MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN2:SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0	SECONE3:SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

19.1.5 ALRMVAL REGISTER MAPPINGS

REGISTER 19-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	— MTHTEN0		MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of '0' or '1'

bit 11-8 MTHONE3:MTHONE0: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9 bit 7-6 Unimplemented: Read as '0'

bit 5-4 DAYTEN1:DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3

bit 3-0 DAYONE3: DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
	_		_	_	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7		•	•				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

bit 10-8 WDAY2:WDAY0: Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6

bit 7-6 Unimplemented: Read as '0'

bit 5-4 HRTEN1:HRTEN0: Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2

bit 3-0 HRONE3:HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

REGISTER 19-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN2: MINTEN0: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5
bit 11-8	MINONE3: MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN2:SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0	SECONE3:SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

19.2 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.

EQUATION 19-1:

(Ideal Frequency[†] – Measured Frequency) * 60 = Clocks per Minute

† Ideal frequency = 32,768 Hz

3. a) If the oscillator is faster then ideal (negative result form step 2), the RCFGCAL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.

b) If the oscillator is slower then ideal (positive result from step 2) the RCFGCAL register value needs to be positive. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.

 Divide the number of error clocks per minute by 4 to get the correct CAL value and load the RCFGCAL register with the correct value.

(Each 1-bit increment in CAL adds or subtracts 4 pulses).

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse.

Note: It is up to the user to include in the error value the initial error of the crystal, drift due to temperature and drift due to crystal aging.

19.3 Alarm

- · Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>, Register 19-3)
- One-time alarm and repeat alarm options available

19.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 19-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs once the alarm is enabled is stored in the ARPT bits, ARPT7:ARPT0 (ALCFGRPT<7:0>). When the value of the ARPT bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT7:ARPT0 with FFh.

After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

19.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note:	Changing any of the registers, other then the RCFGCAL and ALCFGRPT registers and the CHIME bit while the alarm is
	enabled (ALRMEN = 1), can result in a
	false alarm event leading to a false alarm
	interrupt. To avoid a false alarm event, the
	timer and alarm values should only be
	changed while the alarm is disabled
	(ALRMEN = 0). It is recommended that the
	ALCFGRPT register and CHIME bit be
	changed when RTCSYNC = 0.

FIGURE 19-2: ALARM MASK SETTINGS

Alarm Mask Setting (AMASK3:AMASK0)	Day of the Week	Month Day	Hours Minutes Seconds
0000 – Every half second 0001 – Every second			
0010 - Every 10 seconds			
0011 – Every minute			
0100 – Every 10 minutes			
0101 – Every hour			
0110 – Every day			h h : m m : s s
0111 – Every week	d		h h : m m : s s
1000 – Every month			h h : m m : s s
1001 – Every year ⁽¹⁾		m m / d d	h h : m m : s s
Note 1: Annually, except when co	nfigured fo	or February 29.	

20.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 30. Programmable Cyclic Redundancy Check (CRC)" (DS39714).

The programmable CRC generator offers the following features:

- · User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR (X<15:1>) bits and the CRCCON (PLEN3:PLEN0) bits, respectively.

Consider the CRC equation:

$$x^{16} + x^{12} + x^5 + 1$$

To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 20-1.

TABLE 20-1: EXAMPLE CRC SETUP

Bit Name	Bit Value
PLEN3:PLEN0	1111
X<15:1>	00010000010000

Note that for the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the equation. The 0 bit required by the equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0 bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 20-2.



FIGURE 20-1: CRC SHIFTER DETAILS





20.1 User Interface

20.1.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

data[5:0] = crc_input[5:0]

data[7:6] = `bxx

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of the VWORD bits (CRCCON<12:8>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 20.1.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

20.1.2 INTERRUPT OPERATION

When the VWORD4:VWORD0 bits make a transition from a value of '1' to '0', an interrupt will be generated.

20.2 Operation in Power Save Modes

20.2.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

20.2.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

20.3 Registers

There are four registers used to control programmable CRC operation:

- CRCCON
- CRCXOR
- CRCDAT
- CRCWDAT

REGISTER 20-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
_	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8
R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-8	VWORD4:VWORD0: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN3:PLEN0 > 7, or 16 when PLEN3:PLEN0 \leq 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full 0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty Bit
	1 = FIFO is empty0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	 1 = Start CRC serial shifter 0 = CRC serial shifter turned off
bit 3-0	PLEN3:PLEN0: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X15	X14	X13	X12	X11	X10	X9	X8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
X7	X6	X5	X4	X3	X2	X1	_
bit 7		·					bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	

'0' = Bit is cleared

x = Bit is unknown

REGISTER 20-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

bit 15-1 **X15:X1:** XOR of Polynomial Term Xⁿ Enable bits

'1' = Bit is set

bit 0 Unimplemented: Read as '0'

-n = Value at POR

21.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 17. 10-Bit A/D Converter" (DS39705).

The 10-bit A/D Converter has the following key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- · Up to 13 analog input pins
- External voltage reference input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- Four result alignment options
- · Operation during CPU Sleep and Idle modes

Depending on the particular device pinout, the 10-bit A/D Converter can have up to three analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device.

A block diagram of the A/D Converter is shown in Figure 21-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
 - a) Select port pins as analog inputs (AD1PCFG<15:0>).
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select interrupt rate (AD1CON2<5:2>).
 - g) Turn on A/D module (AD1CON1<15>).
- 2. Configure A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select A/D interrupt priority.



FIGURE 21-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

REGISTER 21-1: ADICONT: A/D CONTROL REGISTER T	REGISTER 21-1:	AD1CON1: A/D CONTROL REGISTER 1
--	----------------	---------------------------------

R/W-0	U-0	R/C-0	U-0	U-0	U-0	R/W-0	R/W-0
ADON	—	ADSIDL	—	—	_	FORM1	FORM0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0, HCS	R/W-0, HCS
SSRC2	SSRC1	SSRC0	—	—	ASAM	SAMP	DONE
bit 7							bit 0

Legend: C = Clearable bit		HCS = Hardware Clearable/Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

ADON: A/D Operating Mode bit
 1 = A/D Converter module is operating 0 = A/D Converter is off
Unimplemented: Read as '0'
ADSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode
Unimplemented: Read as '0'
FORM1:FORM0: Data Output Format bits
11 = Signed fractional (sddd ddd0 0000)
10 = Fractional (ddd ddd0 0000)
01 = Signed integer (ssss sssd dddd dddd) 00 = Integer (0000 00dd dddd dddd)
SSRC2:SSRC0: Conversion Trigger Source Select bits
<pre>111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = Reserved 10x = Reserved 011 = Reserved 010 = Timer3 compare ends sampling and starts conversion 001 = Active transition on INT0 pin ends sampling and starts conversion 000 = Clearing SAMP bit ends sampling and starts conversion</pre>
Unimplemented: Read as '0' ASAM: A/D Sample Auto-Start bit
 1 = Sampling begins immediately after last conversion completes. SAMP bit is auto-set. 0 = Sampling begins when SAMP bit is set
SAMP: A/D Sample Enable bit
 1 = A/D sample/hold amplifier is sampling input 0 = A/D sample/hold amplifier is holding
DONE: A/D Conversion Status bit
1 = A/D conversion is done 0 = A/D conversion is NOT done

REGISTER 21-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	—	—	CSCNA	—	—
bit 15							bit 8

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13

VCFG2:VCFG0: Voltage Reference Configuration bits

VCFG2:VCFG0	VR+	VR-
000	AVDD*	AVss*
001	External VREF+ pin	AVss*
010	AVDD*	External VREF- pin
011	External VREF+ pin	External VREF- pin
1xx	AVDD*	AVss*

* AVDD and AVss inputs are tied to VDD and Vss on 28-pin devices.

b

bit 12-11	Unimplemented: Read as '0'
bit 10	CSCNA: Scan Input Selections for CH0+ S/H Input for MUX A Input Multiplexer Setting bit 1 = Scan inputs 0 = Do not scan inputs
bit 9-8	Unimplemented: Read as '0'
bit 7	BUFS: Buffer Fill Status bit (valid only when BUFM = 1)
	 1 = A/D is currently filling buffer 08-0F, user should access data in 00-07 0 = A/D is currently filling buffer 00-07, user should access data in 08-0F
bit 6	Unimplemented: Read as '0'
bit 5-2	SMPI3:SMPI0: Sample/Convert Sequences Per Interrupt Selection bits
	1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence
	 0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence
bit 1	BUFM: Buffer Mode Select bit
	 1 = Buffer configured as two 8-word buffers (ADC1BUFn<15:8> and ADC1BUFn<7:0>) 0 = Buffer configured as one 16-word buffer (ADC1BUFn<15:0>)
bit 0	ALTS: Alternate Input Sample Mode Select bit
	 1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples 0 = Always uses MUX A input multiplexer settings

REGISTER 21-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readab	R = Readable bit W = Writable bit		U = Unimplemented bit	, read as '0'
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	ADRC: A/	D Conversion Clock Source	bit	
	1 = A/D in	ternal RC clock		
	0 = Clock	derived from system clock		
bit 14-13	Unimplem	nented: Read as '0'		
bit 12-8	SAMC4:S	AMC0: Auto-Sample Time b	its	
	11111 = 3	1 TAD		
	00001 = 1			
	00000 = 0	TAD (not recommended)		
bit 7-0	ADCS7:A	DCS0: A/D Conversion Cloc	k Select bits	
	11111111	-		
	=	Reserved		
	0100000)		
	00111111	. = 64 • TCY		
	00000001			
	00000000) = TCY		

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB			_	CH0SB3 ^(1,2)	CH0SB2 ^(1,2)	CH0SB1 ^(1,2)	CH0SB0 ^{(1,2}
bit 15		• 	- -				bit
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA		—	_	CH0SA3 ^(1,2)	CH0SA2 ^(1,2)	CH0SA1 ^(1,2)	CH0SA0 ^{(1,2}
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	iown
	Unimplement CH0SB3:CH0			put Select for ML	JX B Multiplexe	er Setting bits ⁽¹	,2)
	CH0SB3:CH0 1111 = Chan 1100 = Chan 1011 = Chan 0001 = Chan	DSB0: Channe nel 0 positive i nel 0 positive i nel 0 positive i nel 0 positive i	o' I 0 Positive In nput is AN15 nput is AN12 nput is AN11 nput is AN1	put Select for ML (band gap voltag		er Setting bits ⁽¹	,2)
bit 14-12 bit 11-8 bit 7	CH0SB3:CH0 1111 = Chan 1100 = Chan 1011 = Chan 0001 = Chan 0000 = Chan	DSB0: Channe nel 0 positive i nel 0 positive i nel 0 positive i nel 0 positive i nel 0 positive i	o' I 0 Positive In nput is AN15 nput is AN12 nput is AN11 nput is AN1 nput is AN1	(band gap voltag	e reference)		,2)
bit 11-8	CH0SB3:CH0 1111 = Chann 100 = Chann 1011 = Chann 0001 = Chann 0000 = Chann CH0NA: Chann 1 = Channel 0	OSB0: Channe nel 0 positive i nel 0 positive i nel 0 positive i nel 0 positive i nnel 0 Negativ) negative inpu	10' I 0 Positive In nput is AN15 nput is AN12 nput is AN11 nput is AN1 nput is AN0 e Input Select ut is AN1		e reference)		,2)
bit 11-8	CH0SB3:CH0 1111 = Chann 100 = Chann 1011 = Chann 0001 = Chann 0000 = Chann CH0NA: Chann 1 = Channel 0	OSB0: Channe nel 0 positive i nel 0 positive i nel 0 positive i nel 0 positive i nnel 0 Negativ) negative inpu) negative inpu	o' I O Positive In nput is AN15 nput is AN12 nput is AN11 nput is AN1 nput is AN0 e Input Select it is AN1 it is VR-	(band gap voltag	e reference)		,2)
bit 11-8 bit 7 bit 6-4	CH0SB3:CH0 1111 = Chann 100 = Chann 1011 = Chann 0001 = Chann 0000 = Chann CH0NA: Chann 1 = Channel C 0 = Channel C Unimplement	OSB0: Channe nel 0 positive i nel 0 positive i nel 0 positive i nel 0 positive i nnel 0 Negativ 0 negative inpu 0 negative inpu ted: Read as	10' I 0 Positive In nput is AN15 nput is AN12 nput is AN11 nput is AN1 nput is AN1 e Input Select ut is AN1 ut is VR-	(band gap voltag : for MUX A Multi	e reference) plexer Setting I	bit	
	CH0SB3:CH0 1111 = Chan 100 = Chan 1011 = Chan 0001 = Chan 0000 = Chan CH0NA: Chan 1 = Channel C 0 = Channel C Unimplement CH0SA3:CH0 1111 = Chan 100 = Chan 1011 = Chan 100 = Chan 1011 = Chan	OSB0: Channel nel 0 positive i nel 0 positive i nel 0 positive i nel 0 positive i nnel 0 Negative 0 negative inpu 0 negative inpu ted: Read as OSA0: Channel	10 Positive In nput is AN15 nput is AN12 nput is AN11 nput is AN1 nput is AN1 nput is AN0 e Input Select ut is AN1 ut is VR- 10 0 10 Positive In nput is AN15 nput is AN12 nput is AN11	(band gap voltag	e reference) plexer Setting I JX A Multiplexe	bit	

REGISTER 21-4: AD1CHS: A/D INPUT SELECT REGISTER

2: Analog channels AN6, AN7 and AN8 are unavailable on 28-pin devices; do not use.

REGISTER 21-5: AD1PCFG: A/D PORT CONFIGURATION REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8 ⁽¹⁾
bit 15			•				bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7 ⁽¹⁾	PCFG6 ⁽¹⁾	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **PCFG15:** Analog Input Pin Configuration Control bits

- 1 = Band gap voltage reference is disabled
- 0 = Band gap voltage reference enabled
- bit 14-13 Unimplemented: Read as '0'
- bit 12-0 **PCFG12:PCFG0:** Analog Input Pin Configuration Control bits⁽¹⁾
 - 1 = Pin for corresponding analog channel is configured in Digital mode; I/O port read enabled
 - 0 = Pin configured in Analog mode; I/O port read disabled, A/D samples pin voltage
- **Note 1:** Analog channels AN6, AN7 and AN8 are unavailable on 28-pin devices; leave these corresponding bits set.

REGISTER 21-6: AD1CSSL: A/D INPUT SCAN SELECT REGISTER

-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, r		ead as '0'	
Legend:							
bit 7	•	•	•	•	•	•	bit (
CSSL7 ⁽¹⁾	CSSL6 ⁽¹⁾	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15			•	•	•		bit
CSSL15	—	—	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8 ⁽¹⁾
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15 **CSSL15:** Band Gap Reference Input Pin Scan Selection bits 1 = Band gap voltage reference channel selected for input scan

- 0 = Band gap voltage reference channel omitted from input scan
- bit 14-13 **Unimplemented:** Read as '0'
- bit 12-0 CSSL12:CSSL0: A/D Input Pin Scan Selection bits⁽¹⁾
 - 1 = Corresponding analog channel selected for input scan
 - 0 = Analog channel omitted from input scan
- **Note 1:** Analog channels AN6, AN7 and AN8 are unavailable on 28-pin devices; leave these corresponding bits cleared.

EQUATION 21-1: A/D CONVERSION CLOCK PERIOD⁽¹⁾

$$TAD = TCY \cdot (ADCS + 1)$$

 $ADCS = \frac{TAD}{TCY} - 1$

Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.

FIGURE 21-2: 10-BIT A/D CONVERTER ANALOG INPUT MODEL





NOTES:

22.0 COMPARATOR MODULE

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not				
	intended to be a comprehensive reference				
	source. For more information, refer to the				
	"PIC24F Family Reference Manual",				
	"Section 16. Output Compare"				
	(DS39706).				

FIGURE 22-1: COMPARATOR I/O OPERATING MODES



R/W-0	U-0	R/C-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0
CMIDL		C2EVT	C1EVT	C2EN	C1EN	C2OUTEN ⁽¹⁾	C1OUTEN ⁽²⁾
bit 15							bit 8
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS
bit 7	01001	CZINV	CTINV	CZINEG	C2PU5	CINEG	bit
							Bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15		in Idle Mode b	i+				
DIL 15				o doos not don	orato intorrun	ts; module is stil	lonablod
		e normal modul				is, module is su	i enableu
bit 14		nted: Read as '	•				
bit 13	-	parator 2 Even					
		ator output chai					
	0 = Compara	ator output did	not change stat	tes			
bit 12		parator 1 Even					
		ator output chai ator output did i		tes			
bit 11	-	barator 2 Enable	-				
		ator is enabled					
	0 = Compara	ator is disabled					
bit 10	•	parator 1 Enable	e				
		ator is enabled ator is disabled					
bit 9	C2OUTEN: (Comparator 2 C	utput Enable ⁽¹)			
		ator output is dr ator output is no					
bit 8	C1OUTEN: (Comparator 1 C	utput Enable ⁽²)			
	1 = Compara	ator output is dr	iven on the out	put pad			
	0 = Compara	ator output is no	ot driven on the	output pad			
bit 7		nparator 2 Outp	ut bit				
	$\frac{\text{When C2INV}}{1 = C2 \text{VIN+}}$						
	1 = C2 VIN+ 0 = C2 VIN+	-					
	When C2INV	' = <u>1:</u>					
	0 = C2 VIN+	-					
	1 = C2 VIN+						
bit 6		parator 1 Outp	ut bit				
bit 0	When C1INV						
bit o	$1 = C1 V_{INI+}$	$>$ (:1 VINI_					
	1 = C1 VIN+ 0 = C1 VIN+	-					
	-	< C1 VIN-					
	0 = C1 VIN+	< C1 VIN- <u>' = 1:</u> > C1 VIN-					

REGISTER 22-1: CMCON: COMPARATOR CONTROL REGISTER

REGISTER 22-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 5	C2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted 0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit
	 1 = Input is connected to VIN+ 0 = Input is connected to VIN- See Figure 22-1 for the Comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit
	 1 = Input is connected to VIN+ 0 = Input is connected to CVREF See Figure 22-1 for the Comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit
	 1 = Input is connected to VIN+ 0 = Input is connected to VIN- See Figure 22-1 for the Comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit
	 1 = Input is connected to VIN+ 0 = Input is connected to CVREF See Figure 22-1 for the Comparator modes.

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

NOTES:

23.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 20. Comparator Voltage Reference Module" (DS39709).

23.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output

voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.



FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	_	—	_
oit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7	CVREN: Con	nparator Voltag	e Reference E	nable bit			
		rcuit powered					
	0 = CVREF ci	rcuit powered of	down				
bit 6		•	Output Enable				
			output on CVRE				
bit 5	CVRR: Comp	arator VREF Ra	ange Selection	bit			
				VRSRC with CVF			
	0 = CVRSRC	range should b	e 0.25 to 0.719	OVRSRC with 0	CVRSRC/32 ste	p size	
bit 4			Source Selectic				
				= $VREF + - VRE$			
bit 3-0	•			= AVDD – AVSS		ito	
DIL 3-0	When CVRR	•	REF Value Sele	ection $0 \le CVR3$	$0.0VRU \le 15D$	115	
		<u>– ⊥.</u> R<3:0>/ 24) ● (CVRSRC)				
	When CVRR						

REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

24.0 SPECIAL FEATURES

- Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "PIC24F Family Reference Manual":
 Section 9. "Watchdog Timer (WDT)" (DS39697)
 - Section 32. "High-Level Device Integration" (DS39719)
 - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ64GA004 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming
- In-Circuit Emulation

24.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location F80000h. A complete list is shown in Table 24-1. A detailed explanation of the various bit functions is provided in Register 24-1 through Register 24-4.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh) which can only be accessed using table reads and table writes.

24.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ64GA004 FAMILY DEVICES

In PIC24FJ64GA004 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the two words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 24-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among five locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note: Configuration data is reloaded on all types of device Resets.

TABLE 24-1:FLASH CONFIGURATION
WORD LOCATIONS FOR
PIC24FJ64GA004 FAMILY
DEVICES

Device		tion Word esses
	1	2
PIC24FJ16GA	002BFEh	002BFCh
PIC24FJ32GA	0057FEh	0057FCh
PIC24FJ48GA	0083FEh	0083FCh
PIC24FJ64GA	00ABFEh	00ABFCh

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The Configuration bits are reloaded from the Flash Configuration Word on any device Reset.

The upper byte of both Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

REGISTER 24-1: CW1: FLASH CONFIGURATION WORD 1

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16

r-x	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	R/PO-1	R/PO-1
r	JTAGEN	GCP	GWRP	DEBUG	r	ICS1	ICS0
bit 15							bit 8

R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN	WINDIS	—	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	PO = Program Once bit	U = Unimplemented bit, read	i as '0'
-n = Value when device is unprogrammed		'1' = Bit is set	'0' = Bit is cleared

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit
	1 = JTAG port is enabled0 = JTAG port is disabled
bit 13	GCP: General Segment Program Memory Code Protection bit
	 1 = Code protection is disabled 0 = Code protection is enabled for the entire program memory space
bit 12	GWRP: General Segment Code Flash Write Protection bit
	1 = Writes to program memory are allowed0 = Writes to program memory are disabled
bit 11	DEBUG: Background Debugger Enable bit
	1 = Device resets into Operational mode0 = Device resets into Debug mode
bit 10	Reserved: Always maintain as '1'
bit 9-8	ICS1:ICS0: Emulator Pin Placement Select bits
	 11 = Emulator EMUC1/EMUD1 pins are shared with PGC1/PGD1 10 = Emulator EMUC2/EMUD2 pins are shared with PGC2/PGD2 01 = Emulator EMUC3/EMUD3 pins are shared with PGC3/PGD3 00 = Reserved; do not use
bit 7	FWDTEN: Watchdog Timer Enable bit
	1 = Watchdog Timer is enabled0 = Watchdog Timer is disabled
bit 6	WINDIS: Windowed Watchdog Timer Disable bit
	 1 = Standard Watchdog Timer enabled 0 = Windowed Watchdog Timer enabled; FWDTEN must be '1'
bit 5	Unimplemented: Read as '1'
bit 4	FWPSA: WDT Prescaler Ratio Select bit 1 = Prescaler ratio of 1:128 0 = Prescaler ratio of 1:32

REGISTER 24-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

bit 3-0 WDTPS3:WDTPS0: Watchdog Timer Postscaler Select bits

1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 **= 1:512** 1000 **= 1:256** 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1

REGISTER 24-2: CW2: FLASH CONFIGURATION WORD 2

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1				
_	_		_		_	—					
bit 23		·				•	bit 16				
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1				
IESO	WUTSEL1 ⁽¹⁾	WUTSEL0 ⁽¹⁾	SOSCSEL1(1)	SOSCSEL0 ⁽¹⁾	FNOSC2	FNOSC1	FNOSC0				
bit 15		bit 8									
R/PO-1	R/PO-1	R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1				
FCKSM1	FCKSM0	OSCIOFCN	IOL1WAY	—	I2C1SEL	POSCMD1	POSCMD0				
bit 7							bit 0				
Legend:		r = Reserved I	hit								
R = Readabl	le hit	PO = Program		U = Unimpleme	nted hit read (as '0'					
		-		'1' = Bit is set	nieu bil, reau a	'0' = Bit is clea	arad				
	hen device is u	nprogrammed		I – DILIS SEL			areu				
bit 23-16	Unimplemen	ted: Read as '1	,								
bit 15	-	I External Swite									
	1 = IESO mod	de (Two-Speed	Start-up) enable	ed							
			Start-up) disabl								
bit 14-13	WUTSEL1:W	UTSEL0: Volta	ge Regulator Si	andby Mode Wal	ke-up Time Se	elect bits ⁽¹⁾					
	11 = Default r	egulator start-u	ıp time used								
		ulator start-up t	ime used								
	x0 = Reserve				a (1)						
bit 12-11				tor Power Mode	Select bits()						
		High Drive Stre									
	$x_0 = \text{Reserve}$	•	Strength) mode								
bit 10-8		-	scillator Select b	nits							
			h Postscaler (FI								
	110 = Reserv			(0217)							
		ower RC Oscilla									
		dary Oscillator (
		y Oscillator with y Oscillator (XT		(TPLL, HSPLL, E	CPLL)						
				d PLL module (FF	RCPLL)						
		C Oscillator (FF		(- /						
bit 7-6	FCKSM1:FC	KSM0: Clock S	witching and Fa	il-Safe Clock Mor	nitor Configura	ation bits					
				onitor are disable							
				lock Monitor is di							
		-		lock Monitor is e	nabled						
bit 5		OSCO Pin Con	•								
		$\frac{\text{POSCMD0} = 1}{\text{KO/RA3 function}}$	<u>1 or 00:</u> ons as CLKO (F	Osc/2							
			ons as port I/O								
		POSCMD0 = 1	•	``							
	OSCIOFCN h	as no effect on	OSCO/CLKO/F	RA3.							
bit 4	IOL1WAY: IO	LOCK One-Wa	y Set Enable bi	t							
				once, provided th			n completed.				
				sters cannot be v							
	been con		- DIL CALI DE SEL	and cleared as n	eeueu, provide		equence nas				
bit 3		ted: Read as '1	,								
Sito	Sumplemen		-								

REGISTER 24-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

- bit 2 I2C1SEL: I2C1 Pin Select bit
 - 1 = Use default SCL1/SDA1 pins
 - 0 = Use alternate SCL1/SDA1 pins

bit 1-0 **POSCMD1:POSCMD0:** Primary Oscillator Configuration bits

- 11 = Primary oscillator disabled
 - 10 = HS Oscillator mode selected
 - 01 = XT Oscillator mode selected
 - 00 = EC Oscillator mode selected
- **Note 1:** These bits are implemented only in devices with a major silicon revision level of B or later (DEVREV register value is 3042h or greater). Refer to **Section 28.0** "**Packaging Information**" in the device data sheet for the location and interpretation of product date codes.

REGISTER 24-3: DEVID: DEVICE ID REGISTER

U	U	U	U	U	U	U	U
—	—	—	—	—	—		—
bit 23							bit 16

U	U	R	R	R	R	R	R
—	—	FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2
bit 15							bit 8

R	R	R	R	R	R	R	R
FAMID1	FAMID0	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0

Legend: R = Read-only bit U = Unimplemented bit

- bit 23-14 Unimplemented: Read as '1'
- bit 13-6 **FAMID7:FAMID0:** Device Family Identifier bits

00010001 = PIC24FJ64GA004 family

bit 5-0 **DEV5:DEV0:** Individual Device Identifier bits

000100 = PIC24FJ16GA002 000101 = PIC24FJ32GA002 000110 = PIC24FJ48GA002 000111 = PIC24FJ64GA002 001100 = PIC24FJ16GA004 001101 = PIC24FJ32GA004 001110 = PIC24FJ48GA004 001111 = PIC24FJ64GA004

REGISTER 24-4: DEVREV: DEVICE REVISION REGISTER

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23		•					bit 16
U	U	U	U	U	U	U	R
—	—	—	—	—	—	—	MAJRV2
bit 15							bit 8
R	R	U	U	U	R	R	R
MAJRV1	MAJRV0	—	—	—	DOT2	DOT1	DOT0
bit 7							bit 0
Legend: R =	Legend: R = Read-only bit U = Unimplemented bit						

bit 23-9 Unimplemented: Read as '0'

bit 8-6 MAJRV2:MAJRV0: Major Revision Identifier bits

bit 5-3 Unimplemented: Read as '0'

bit 2-0 DOT2:DOT0: Minor Revision Identifier bits

24.2 On-Chip Voltage Regulator

All of the PIC24FJ64GA004 family of devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ64GA004 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the DISVREG pin. Tying Vss to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR capacitor (such as ceramic) must be connected to the VDDCORE/VCAP pin (Figure 24-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in **Section 27.1 "DC Characteristics"**.

If DISVREG is tied to VDD, the regulator is disabled. In this case, separate power for the core logic at a nominal 2.5V must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 24-1 for possible configurations.

24.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION

When it is enabled, the on-chip regulator provides a constant voltage of 2.5V nominal to the digital core logic.

The regulator can provide this level from a VDD of about 2.5V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 2.5V. In order to prevent "brown out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD, with a typical voltage drop of 100 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip regulator includes a simple, Low-Voltage Detect circuit. When VDD drops below full-speed operating voltage, the circuit sets the Low-Voltage Detect Interrupt Flag, LVDIF (IFS4<8>). This can be used to generate an interrupt and put the application into a low-power operational mode, or trigger an orderly shutdown.

Low-Voltage Detection is only available when the regulator is enabled.

FIGURE 24-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



24.2.2 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes approximately 20 μ s for it to generate output. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down, including Sleep mode.

If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64 ms nominal delay at device start-up.

24.2.3 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC24FJ64GA004 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain the tracking level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specified in **Section 27.1 "DC Characteristics"**.

24.2.4 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

Note:	For more information, see Section 27.0			
"Electrical Characteristics".				

24.2.5 VOLTAGE REGULATOR STANDBY MODE

When enabled, the on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator automatically places itself into Standby mode whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit (RCON<8>). By default, this bit is cleared, which enables Standby mode.

For select PIC24FJ64GA004 family devices, the time required for regulator wake-up from Standby mode is controlled by the WUTSEL<1:0> Configuration bits (CW2<14:13>). The default wake-up time for all devices is 190 μ s. Where the WUTSEL Configuration bits are implemented, a fast wake-up option is also available. When WUTSEL<1:0> = 01, the regulator wake-up time is 25 μ s.

Note:	
	PIC24FJ64GA004 family devices with a
	major silicon revision level of B or later
	(DEVREV register value is 3042h or
	greater).

When the regulator's Standby mode is turned off (VREGS = 1), Flash program memory stays powered in Sleep mode and the device can wake-up in less than 10 μ s. When VREGS is set, the power consumption while in Sleep mode will be approximately 40 μ A higher than power consumption when the regulator is allowed to enter Standby mode.

24.3 Watchdog Timer (WDT)

For PIC24FJ64GA004 family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS3:WDTPS0 Configuration bits (Flash Configuration Word 1<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits), or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

24.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to '0'.

24.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.



24.4 JTAG Interface

PIC24FJ64GA004 family devices implement a JTAG interface, which supports boundary scan device testing.

24.5 Program Verification and Code Protection

For all devices in the PIC24FJ64GA004 family of devices, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

24.5.1 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence.

24.6 In-Circuit Serial Programming

PIC24FJ64GA004 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGCx) and data (PGDx) and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the EMUCx (Emulation/Debug Clock) and EMUDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , V_{DD} , V_{SS} , PGCx, PGDx and the EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.
25.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK™ Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

25.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

25.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

25.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

25.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

25.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

25.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

25.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

25.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

25.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

26.0 INSTRUCTION SET SUMMARY

Note:	This chapter is a brief summary of the							
	PIC24F instruction set architecture, and is							
	not intended to be a comprehensive							
	reference source.							

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 26-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 26-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 26-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description					
#text	Means literal defined by "text"					
(text)	Means "content of text"					
[text]	Means "the location addressed by text"					
{ }	Optional field or operation					
<n:m></n:m>	Register bit field					
.b	Byte mode selection					
.d	Double-Word mode selection					
.S	Shadow register select					
.w	Word mode selection (default)					
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$					
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero					
Expr	Absolute address, label or expression (resolved by the linker)					
f	File register address ∈ {0000h1FFFh}					
lit1	1-bit unsigned literal ∈ {0,1}					
lit4	4-bit unsigned literal ∈ {015}					
lit5	5-bit unsigned literal ∈ {031}					
lit8	8-bit unsigned literal ∈ {0255}					
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode					
lit14	14-bit unsigned literal ∈ {016384}					
lit16	16-bit unsigned literal ∈ {065535}					
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'					
None	Field does not require an entry, may be blank					
PC	Program Counter					
Slit10	10-bit signed literal ∈ {-512511}					
Slit16	16-bit signed literal ∈ {-3276832767}					
Slit6	6-bit signed literal \in {-1616}					
Wb	Base W register ∈ {W0W15}					
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }					
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }					
Wm,Wn	Dividend, Divisor working register pair (direct addressing)					
Wn	One of 16 working registers ∈ {W0W15}					
Wnd	One of 16 destination working registers ∈ {W0W15}					
Wns	One of 16 source working registers ∈ {W0W15}					
WREG	W0 (working register used in file register instructions)					
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }					
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }					

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE, Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT, Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE,Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LT, Expr	Branch if Less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Unsigned Less than	1	1 (2)	None
	BRA	N,Expr	Branch if Negative	1	1 (2)	None
	BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
	BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
	BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
	BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

TABLE 26-2:	INSTRUCTION SET	OVERVIEW

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected	
BTSS	BTSS	f,#bit4	1	1 (2 or 3)	None		
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None	
BTST	BTST	f,#bit4	Bit Test f	1	1	Z	
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С	
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z	
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С	
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z	
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z	
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С	
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z	
CALL	CALL	lit23	Call Subroutine	2	2	None	
	CALL	Wn	Call Indirect Subroutine	1	2	None	
CLR	CLR	f	f = 0x0000	1	1	None	
	CLR	WREG	WREG = 0x0000	1	1	None	
	CLR	Ws	Ws = 0x0000	1	1	None	
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep	
COM	COM	f	f = f	1	1	N, Z	
	СОМ	f,WREG	WREG = f	1	1	N, Z	
	СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N, Z	
CP	CP	f	Compare f with WREG	1	1	C, DC, N, OV, Z	
Cr	CP	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, Z	
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z	
CP0	CP0	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z	
CFU	CPO	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z	
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z	
CFB	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z	
	CPB	Wb,Ws	Compare Wb with No, with Borrow (Wb – Ws – C)	1	1	C, DC, N, OV, Z	
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None	
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None	
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None	
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None	
DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С	
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z	
	DEC	f,WREG	WREG = f –1	1	1	C, DC, N, OV, Z	
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z	
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z	
	DEC2	f,WREG	WREG = f – 2	1	1	C, DC, N, OV, Z	
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z	
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None	
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV	
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV	
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV	
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV	
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None	
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С	
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С	

Assembly Mnemonic	Assembly Syntax Descrip GOTO Expr Go to Address		Description	# of Words	# of Cycles	Status Flags Affected	
GOTO			Go to Address	2	2	None	
	GOTO	Wn	Go to Indirect	1	2	None	
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z	
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z	
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z	
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z	
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z	
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z	
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z	
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z	
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z	
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z	
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z	
LNK	LNK	#lit14	Link Frame Pointer	1	1	None	
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z	
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z	
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z	
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z	
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z	
MOV	MOV	f,Wn	Move f to Wn	1	1	None	
110 V	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None	
	MOV	f	Move f to f	1	1	N, Z	
	MOV	f,WREG	Move f to WREG	1	1	N, Z	
	MOV		Move 16-bit Literal to Wn	1	1	None	
	MOV.b	#lit16,Wn	Move 8-bit Literal to Wn	1	1	None	
	MOV.D	#lit8,Wn Wn,f	Move Wn to f	1	1	None	
	MOV		Move White T Move White T Move White T	1	1	None	
		Wns,[Wns+Slit10]	Move Ws to Wd	1	1	None	
	MOV	Wso,Wdo	Move WREG to f		1		
	MOV	WREG, f		1		N, Z	
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None	
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None	
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None	
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None	
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None	
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None	
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None	
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None	
	MUL	f	W3:W2 = f * WREG	1	1	None	
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z	
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C, DC, N, OV, Z	
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, Z	
NOP	NOP		No Operation	1	1	None	
	NOPR		No Operation	1	1	None	
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None	
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None	
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd+1)	1	2	None	
	POP.S		Pop Shadow Registers	1	1	All	
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None	
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None	
	PUSH.D	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS)	1	2	None	
	PUSH.S		Push Shadow Registers	1	1	None	

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected	
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep	
RCALL	RCALL	Expr	Relative Call	1	2	None	
	RCALL	Wn	Computed Call	1	2	None	
REPEAT REPEAT #lit14		#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None	
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None	
RESET	RESET		Software Device Reset	1	1	None	
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None	
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None	
RETURN	RETURN		Return from Subroutine	1	3 (2)	None	
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z	
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z	
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z	
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z	
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z	
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z	
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z	
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z	
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z	
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z	
lauto	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z	
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z	
SE	SE	Ws, Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z	
SETM	SETM	f	f = FFFFh	1	1	None	
OBIN	SETM	WREG	WREG = FFFFh	1	1	None	
	SETM	Ws	Ws = FFFFh	1	1	None	
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z	
Ц	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z	
	SL	Ws,Wd	Wite - Left Shift Ws	1	1	C, N, OV, Z	
	SL		Wid = Left Shift Wb by Wns	1	1	N, Z	
	SL	Wb, Wns, Wnd	What = Left Shift Wb by Wis	1	1	N, Z	
QUD	-	Wb,#lit5,Wnd	f = f - WREG	1	1		
SUB	SUB	f				C, DC, N, OV, Z	
	SUB	f,WREG	WREG = f – WREG Wn = Wn – lit10	1	1	C, DC, N, OV, Z	
	SUB	#lit10,Wn	Wi = Wi - III 0 Wd = Wb - Ws	1	1	C, DC, N, OV, Z	
	SUB	Wb,Ws,Wd		1	1	C, DC, N, OV, Z	
	SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C, DC, N, OV, Z	
SUBB	SUBB	f	f = f - WREG - (C)	1	1	C, DC, N, OV, Z	
	SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z	
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z	
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z	
	SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C, DC, N, OV, Z	
SUBR	SUBR	f	f = WREG – f	1	1	C, DC, N, OV, Z	
	SUBR	f,WREG	WREG = WREG – f	1	1	C, DC, N, OV, Z	
	SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C, DC, N, OV, Z	
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C, DC, N, OV, Z	
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, Z	
	SUBBR	f,WREG	$WREG = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, Z	
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z	
	SUBBR	Wb,#lit5,Wd	Wd = lit5 - Wb - (C)	1	1	C, DC, N, OV, Z	
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None	
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None	
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None	

Assembly Mnemonic	Assembly Syntax Description		# of Words	# of Cycles	Status Flags Affected	
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

NOTES:

27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ64GA004 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ64GA004 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +135°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to +6.0V
Voltage on VDDCORE with respect to Vss	-0.3V to +3.0V
Maximum current out of Vss pin	
Maximum current into VDD pin (Note 1)	250 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports (Note 1)	200 mA
Note 1: Maximum allowable current is a function of device maximum power dissipation	(see Table 27-1).

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

27.1 DC Characteristics





FIGURE 27-2: PIC24FJ64GA004 FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED TEMPERATURE)



TABLE 27-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
PIC24FJ64GA004 Family:					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD \ x \ (IDD - \Sigma \ IOH)$ I/O Pin Power Dissipation:	PD	PINT + PI/O		W	
$PI/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$ Maximum Allowed Power Dissipation	Pdmax	х (ТJ — Та)/θЈА			W

TABLE 27-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 300 mil SOIC	θJA	49		°C/W	(Note 1)
Package Thermal Resistance, 6x6x0.9 mm QFN	θJA	33.7	_	°C/W	(Note 1)
Package Thermal Resistance, 8x8x1 mm QFN	θJA	28	_	°C/W	(Note 1)
Package Thermal Resistance, 10x10x1 mm TQFP	θJA	39.3	_	°C/W	(Note 1)

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 27-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				85°C for Industrial
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Units Condition				
Operat	ing Voltage	9					
DC10	Supply Ve	oltage					
	Vdd		2.2	_	3.6	V	Regulator enabled
	Vdd		VDDCORE	_	3.6	V	Regulator disabled
	VDDCORE		2.0	—	2.75	V	Regulator disabled
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.5	_	—	V	
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	Vss	—	V	
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	—	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

DC CHARACTE	RISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions					
Operating Curr	ent (IDD): PMI	D Bits are \$	Set ⁽²⁾							
DC20	0.650	0.850	mA	-40°C						
DC20a	0.650	0.850	mA	+25°C	2.0∨ ⁽³⁾					
DC20b	0.650	0.850	mA	+85°C	2.00(*)					
DC20c	0.650	0.850	mA	+125°C	-	1 MIPS				
DC20d	1.2	1.6	mA	-40°C		1 MIPS				
DC20e	1.2	1.6	mA	+25°C	3.3∨ ⁽⁴⁾					
DC20f	1.2	1.6	mA	+85°C	3.3017					
DC20g	1.2	1.6	mA	+125°C	-					
DC23	2.6	3.4	mA	-40°C						
DC23a	2.6	3.4	mA	+25°C	2.0∨ ⁽³⁾					
DC23b	2.6	3.4	mA	+85°C	2.00(*)					
DC23c	2.6	3.4	mA	+125°C	-					
DC23d	4.1	5.4	mA	-40°C		– 4 MIPS				
DC23e	4.1	5.4	mA	+25°C	3.3∨ ⁽⁴⁾					
DC23f	4.1	5.4	mA	+85°C	3.3017					
DC23g	4.1	5.4	mA	+125°C	-					
DC24	13.5	17.6	mA	-40°C						
DC24a	13.5	17.6	mA	+25°C	2.5∨ ⁽³⁾					
DC24b	13.5	17.6	mA	+85°C	2.50(*)					
DC24c	13.5	17.6	mA	+125°C	-					
DC24d	15	20	mA	-40°C		— 16 MIPS				
DC24e	15	20	mA	+25°C	3.3∨ ⁽⁴⁾					
DC24f	15	20	mA	+85°C	3.3017					
DC24g	15	20	mA	+125°C	-					
DC31	13	17	μA	-40°C						
DC31a	13	17	μA	+25°C	2.0∨ ⁽³⁾					
DC31b	20	26	μA	+85°C	2.00					
DC31c	40	50	μA	+125°C						
DC31d	54	70	μA	-40°C		LPRC (31 kHz)				
DC31e	54	70	μA	+25°C	3.3∨ ⁽⁴⁾					
DC31f	95	124	μA	+85°C	3.30					
DC31g	120	260	μΑ	+125°C	1					

TABLE 27-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

TABLE 27-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
Idle Current (I	IDLE): Core Of	f, Clock On	Base Current,	PMD Bits are Set ⁽²⁾					
DC40	150	200	μA	-40°C					
DC40a	150	200	μΑ	+25°C	2.0V ⁽³⁾				
DC40b	150	200	μA	+85°C	2.00				
DC40c	165	220	μA	+125°C					
DC40d	250	325	μA	-40°C		1 MIPS			
DC40e	250	325	μΑ	+25°C	3.3∨ (4)				
DC40f	250	325	μA	+85°C	3.31				
DC40g	275	360	μA	+125°C					
DC43	0.55	0.72	mA	-40°C					
DC43a	0.55	0.72	mA	+25°C	2.0V ⁽³⁾				
DC43b	0.55	0.72	mA	+85°C	2.00(0)				
DC43c	0.60	0.8	mA	+125°C		4 14/00			
DC43d	0.82	1.1	mA	-40°C		4 MIPS			
DC43e	0.82	1.1	mA	+25°C	3.3∨ (4)				
DC43f	0.82	1.1	mA	+85°C	3.30(1)				
DC43g	0.91	1.2	mA	+125°C					
DC47	3	4	mA	-40°C					
DC47a	3	4	mA	+25°C	2.5V ⁽³⁾				
DC47b	3	4	mA	+85°C	2.50(-)				
DC47c	3.3	4.4	mA	+125°C					
DC47d	3.5	4.6	mA	-40°C		- 16 MIPS			
DC47e	3.5	4.6	mA	+25°C	3.3V ⁽⁴⁾				
DC47f	3.5	4.6	mA	+85°C	3.3007				
DC47g	3.9	5.1	mA	+125°C					
DC50	0.85	1.1	mA	-40°C					
DC50a	0.85	1.1	mA	+25°C	2.0V ⁽³⁾				
DC50b	0.85	1.1	mA	+85°C	2.00				
DC50c	0.94	1.2	mA	+125°C					
DC50d	1.2	1.6	mA	-40°C		FRC (4 MIPS)			
DC50e	1.2	1.6	mA	+25°C	3.3V ⁽⁴⁾				
DC50f	1.2	1.6	mA	+85°C	3.37				
DC50g	1.3	1.8	mA	+125°C					

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The test conditions for all IIDLE measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions					
Idle Current (I	IDLE): Core Of	f, Clock On	Base Current,	PMD Bits are Set ⁽²⁾					
DC51	4	6	μA	-40°C					
DC51a	4	6	μA	+25°C	2.0∨ ⁽³⁾				
DC51b	8	16	μA	+85°C	2.000				
DC51c	20	50	μA	+125°C					
DC51d	42	55	μΑ	-40°C		LPRC (31 kHz)			
DC51e	42	55	μΑ	+25°C	3.3\/(4)				
DC51f	70	91	μΑ	+85°C	3.30(4)				
DC51g	100	180	μΑ	+125°C					

TABLE 27-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The test conditions for all IIDLE measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

TABLE 27-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard Op Operating ter	-	$-40^{\circ}C \le TA \le$	o 3.6V (unless otherwise stated) ≤ +85°C for Industrial ≤ +125°C for Extended		
Parameter No.	Typical ⁽¹⁾	Мах	Units	s Conditions				
Power-Down C	Current (IPD): F	PMD Bits are	Set, VREGS	Bit is '0' ⁽²⁾				
DC60	0.1	1	μA	-40°C				
DC60a	0.15	1	μA	+25°C				
DC60m	2.2	7.4	μA	+60°C	2.0V ⁽³⁾			
DC60b	3.7	12	μA	+85°C				
DC60j	15	50	μA	+125°C				
DC60c	0.2	1	μA	-40°C				
DC60d	0.25	1	μA	+25°C				
DC60n	2.6	15	μA	+60°C	2.5∨ ⁽³⁾	Base Power-Down Current ⁽⁵⁾		
DC60e	4.2	25	μA	+85°C				
DC60k	16	100	μA	+125°C				
DC60f	3.3	9	μA	-40°C				
DC60g	3.5	10	μA	+25°C				
DC60o	6.7	22	μA	+60°C	3.3∨ ⁽⁴⁾			
DC60h	9	30	μA	+85°C				
DC60I	36	120	μA	+125°C	-			
DC61	1.75	3	μA	-40°C				
DC61a	1.75	3	μA	+25°C				
DC61m	1.75	3	μA	+60°C	2.0V ⁽³⁾			
DC61b	1.75	3	μA	+85°C				
DC61j	3.5	6	μA	+125°C				
DC61c	2.4	4	μA	-40°C				
DC61d	2.4	4	μA	+25°C				
DC61n	2.4	4	μA	+60°C	2.5V ⁽³⁾	Watchdog Timer Current: ΔIWDT ⁽⁵⁾		
DC61e	2.4	4	μA	+85°C				
DC61k	4.8	8	μA	+125°C	1			
DC61f	2.8	5	μA	-40°C				
DC61g	2.8	5	μA	+25°C				
DC61o	2.8	5	μA	+60°C	3.3∨ (4)			
DC61h	2.8	5	μA	+85°C				
DC61I	5.6	10	μA	+125°C	1			

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACT	ERISTICS		Standard Op Operating ter		ditions: 2.0V to 3.6V (unless otherwise stated) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended			
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Power-Down C	Current (IPD): F	PMD Bits are	Set, VREGS	Bit is '0' ⁽²⁾				
DC62	8	16	μA	-40°C				
DC62a	12	16	μA	+25°C				
DC62m	12	16	μA	+60°C	2.0V ⁽³⁾			
DC62b	12	16	μA	+85°C				
DC62j	18	23	μA	+125°C				
DC62c	9	16	μA	-40°C				
DC62d	12	16	μA	+25°C		RTCC + Timer1 w/32 kHz Crystal: ∆RTCC ∆I⊤i32 ⁽⁵⁾		
DC62n	12	16	μA	+60°C	2.5V ⁽³⁾			
DC62e	12.5	16	μA	+85°C				
DC62k	20	25	μA	+125°C				
DC62f	10.3	18	μA	-40°C				
DC62g	13.4	18	μA	+25°C				
DC62o	14.0	18	μA	+60°C	3.3V ⁽⁴⁾			
DC62h	14.2	18	μA	+85°C				
DC62I	23	28	μA	+125°C				
DC63	2		μA	-40°C				
DC63a	2		μA	+25°C	2.0V ⁽³⁾			
DC63b	6		μA	+85°C				
DC63c	2	_	μA	-40°C		RTCC + Timer1 w/Low-Power		
DC63d	2	—	μA	+25°C	2.5V ⁽³⁾	32 kHz Crystal (SOCSEL<1:0> =		
DC63e	7	_	μA	+85°C	1	01): ARTCC AITI32 ⁽⁵⁾		
DC63f	2		μA	-40°C		7		
DC63g	3		μA	+25°C	3.3V ⁽⁴⁾			
DC63h	7	_	μA	+85°C	1			

TABLE 27-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

TABLE 27-7: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CH	ARACT	ERISTICS	Standard Opera Operating temp		$-40^{\circ}C \le T$	Ā ≤ +85°	V (unless otherwise stated) C for Industrial C for Extended
Param No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage ⁽⁴⁾					
DI10		I/O Pins	Vss	—	0.2 Vdd	V	
DI11		PMP Pins	Vss	—	0.15 VDD	V	PMPTTL = 1
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		OSCI (XT mode)	Vss	_	0.2 VDD	V	
DI17		OSCI (HS mode)	Vss	_	0.2 VDD	V	
DI18		I/O Pins with I ² C [™] Buffer	Vss	_	0.3 VDD	V	SMBus disabled
DI19		I/O Pins with SMBus Buffer	Vss	—	0.8	V	SMBus enabled
	Vih	Input High Voltage ⁽⁴⁾					
DI20		I/O Pins: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	_	VDD 5.5	V V	
DI21		PMP Pins: with Analog Functions Digital Only	0.25 VDD + 0.8 0.25 VDD + 0.8		Vdd 5.5	V V	PMPTTL = 1
DI25		MCLR	0.8 Vdd	_	Vdd	V	
DI26		OSCI (XT mode)	0.7 Vdd	_	Vdd	V	
DI27		OSCI (HS mode)	0.7 Vdd		Vdd	V	
DI28		I/O Pins with I ² C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd	_	Vdd 5.5	V V	
DI29		I/O Pins with SMBus Buffer: with Analog Functions Digital Only	2.1 2.1	_	VDD 5.5	V V	$2.5V \le VPIN \le VDD$
DI30	ICNPU	CNxx Pull-up Current	50	250	400	μA	VDD = 3.3V, $VPIN = VSS$
5100		Input Leakage Current ^(2,3)		200	100	μ	
D150		I/O Ports	—	—	<u>+</u> 1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance} \end{split}$
DI51		Analog Input Pins	—	_	<u>+</u> 1	μΑ	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ Pin \text{ at high-impedance} \end{array}$
DI55		MCLR	—	_	<u>+</u> 1	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSCI	—		<u>+</u> 1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-2 for I/O pin buffer types.

DC CHARACTERISTICS			- p				V to 3.6V (unless otherwise stated) TA \leq +85°C for Industrial TA \leq +125°C for Extended
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions				
	Vol	Output Low Voltage					
DO10		All I/O pins	—	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V
			—	—	0.4	V	IOL = 5.0 mA, VDD = 2.0V
DO16		All I/O pins	—	—	0.4	V	IOL = 8.0 mA, VDD = 3.6V, 125°C
			—	—	0.4	V	IOL = 4.5 mA, VDD = 2.0V, 125°C
	Vон	Output High Voltage					
DO20		All I/O pins	3	—	—	V	Iон = -3.0 mA, Vdd = 3.6V
			1.65	—	—	V	Iон = -1.0 mA, Vdd = 2.0V
DO26		All I/O pins	3	—	—	V	ІОН = -2.5 mA, VDD = 3.6V, 125°C
			1.65	—	—	V	IOH = -0.5 mA, VDD = 2.0V, 125°С

TABLE 27-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-9: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
		Program Flash Memory						
D130	Eр	Cell Endurance	10000		_	E/W	-40°C to +125°C	
D131	Vpr	VDD for Read	VMIN	_	3.6	V	VMIN = Minimum operating voltage	
D132B	VPEW	VDDCORE for Self-Timed Write	2.25	—	2.75	V		
D133A	Tiw	Self-Timed Write Cycle Time	_	3	—	ms		
D134	TRETD	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	_	7	_	mA		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 27-10: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments
	Vrgout	Regulator Output Voltage	_	2.5	_	V	
	Vbg	Band Gap Reference Voltage	_	1.23	_	V	
	Cefc	External Filter Capacitor Value	4.7	10	_	μF	Series resistance < 3 Ohm recommended; < 5 Ohm required.
	TVREG	Voltage Regulator Start-up Time	—	10		μS	POR, BOR or when VREGS = 1
			—	25		μS	VREGS = 0, WUTSEL<1:0> = 01 ⁽¹⁾
			—	190	_	μS	VREGS = 0, WUTSEL<1:0> = 11 ⁽²⁾
	TPWRT			64	_	ms	DISVREG = VDD

Note 1: Available only in devices with a major silicon revision level of B or later (DEVREV register value is 3042h or greater).

2: WUTSEL Configuration bits setting is applicable only in devices with a major silicon revision level of B or later. This specification also applies to all devices prior to revision level B whenever VREGS = 0.

27.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ64GA004 family AC characteristics and timing parameters.

TABLE 27-11: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
AC CHARACTERISTICS	$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
	Operating voltage VDD range as described in Section 27.1 "DC Characteristics".						

FIGURE 27-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 27-12: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO pin	_	_	15	pF	In XT and HS modes when external clock is used to drive OSCI.
DO56	Сю	All I/O Pins and OSCO	—	—	50	pF	EC mode.
DO58	Св	SCLx, SDAx	—	—	400	pF	In l ² C™ mode.

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 27-4: EXTERNAL CLOCK TIMING



TABLE 27-13: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH	ARACT	ERISTICS	Standard Operating Conditions: 2.0 to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 4 DC 4		32 8 24 6	MHz MHz MHz MHz	EC, $-40^{\circ}C \le TA \le +85^{\circ}C$ ECPLL, $-40^{\circ}C \le TA \le +85^{\circ}C$ EC, $-40^{\circ}C \le TA \le +125^{\circ}C$ ECPLL, $-40^{\circ}C \le TA \le +125^{\circ}C$	
		Oscillator Frequency	3 3 10 31 3 10		10 8 32 33 6 24	MHz MHz MHz kHz MHz MHz	XT XTPLL, -40°C \leq TA \leq +85°C HS, -40°C \leq TA \leq +85°C SOSC XTPLL, -40°C \leq TA \leq +125°C HS, -40°C \leq TA \leq +125°C	
OS20	Tosc	Tosc = 1/Fosc	—	—		—	See parameter OS10 for Fosc value	
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5	_	DC	ns		
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	—		ns	EC	
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time			20	ns	EC	
OS40	TckR	CLKO Rise Time ⁽³⁾	—	6	10	ns		
OS41	TckF	CLKO Fall Time ⁽³⁾	—	6	10	ns		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- **3:** Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condition				Conditions	
OS50	Fplli	PLL Input Frequency Range	3 3	_	8 6	MHz MHz	ECPLL, HSPLL, XTPLL modes, -40°C \leq TA \leq +85°C ECPLL, HSPLL, XTPLL modes, -40°C \leq TA \leq +125°C	
OS51	Fsys	PLL Output Frequency Range	8 8	_	32 24	MHz MHz	$\begin{array}{l} -40^\circ C \leq T_A \leq +85^\circ C \\ -40^\circ C \leq T_A \leq +125^\circ C \end{array}$	
OS52	Тгоск	PLL Start-up Time (Lock Time)	-	—	2	ms		
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period	

TABLE 27-14: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.0V TO 3.6V)

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-15: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic Min Typ Max Units Condition			tions				
	Internal FRC Accuracy @	2 8 MHz ⁽¹	1)					
F20	FRC	-2	_	2	%	25°C	3.0V < VDD < 3.6V	
		-5	_	5	%	$-40^\circ C \le T A \le +125^\circ C$	$3.00 \leq 0.00 \leq 3.00$	

Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.

TABLE 27-16: INTERNAL RC ACCURACY

AC CHARACTERISTICS		$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No. Characteristic		Min	Тур	Max	Units	Conditions			
	LPRC @ 31 kHz ⁽¹⁾								
F21		-15	—	15	%	25°C			
		-15	_	15	%	$-40^\circ C \le T A \le +85^\circ C$	$3.0V \leq V\text{DD} \leq 3.6V$		
		-20	_	20	%	125°C			

Note 1: Change of LPRC frequency as VDD changes.





TABLE 27-17: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions						
DO31	TIOR	Port Output Rise Time	—	10	25	ns			
DO32	TIOF	Port Output Fall Time	_	10	25	ns			
DI35	Tinp	INTx pin High or Low Time (output)	20	—	—	ns			
DI40	Trbp	CNx High or Low Time (input)	2	—	—	Тсү			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Device S	Supply				
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.0	—	Lesser of VDD + 0.3 or 3.6	V		
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V		
			Reference	e Inputs				
AD05	VREFH	Reference Voltage High	AVss + 1.7		AVdd	V		
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 1.7	V		
AD07	VREF	Absolute Reference Voltage	AVss – 0.3		AVDD + 0.3	V		
			Analog	Input				
AD10	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	(Note 2)	
AD11	VIN	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V	_	
AD12	VINL	Absolute VINL Input Voltage	AVss – 0.3		AVDD/2	V		
AD17	Rin	Recommended Impedance of Analog Voltage Source	_		2.5K	Ω	10-bit	
			ADC Ac	curacy				
AD20b	Nr	Resolution	_	10	_	bits		
AD21b	INL	Integral Nonlinearity	_	±1	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD22b	DNL	Differential Nonlinearity	—	±1	<±1.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD23b	Gerr	Gain Error	—	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD24b	EOFF	Offset Error	—	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD25b	_	Monotonicity ⁽¹⁾	_		_	_	Guaranteed	

TABLE 27-18: ADC MODULE SPECIFICATIONS

Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

2: Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
		Cloc	k Paramet	ters				
AD50	Tad	ADC Clock Period	75	—	—	ns	Tcy = 75 ns, AD1CON3 in default state	
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns		
		Con	version R	ate	•		·	
AD55	tCONV	Conversion Time		12	—	TAD		
AD56	FCNV	Throughput Rate	_	—	500	ksps	$AVDD \ge 2.7V$	
AD57	tSAMP	Sample Time		1	_	Tad		
		Cloc	k Parame	ters				
AD61	tpss	Sample Start Delay from setting Sample bit (SAMP)	2	_	3	Tad		

TABLE 27-19: ADC CONVERSION TIMING REQUIREMENTS⁽¹⁾

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP



28-Lead SSOP



28-Lead SOIC (.300")



28-Lead QFN





Example



Example



Example



Legend	: XXX	Customer-specific information				
	Y	Year code (last digit of calendar year)				
	ΥY	Year code (last 2 digits of calendar year)				
	WW	Week code (week of January 1 is week '01')				
	NNN	Alphanumeric traceability code				
	Pb-free JEDEC designator for Matte Tin (Sn)					
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3))				
		can be found on the outer packaging for this package. \smile				
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will				
		d over to the next line, thus limiting the number of available s for customer-specific information.				

44-Lead QFN



Example



44-Lead TQFP



Example



28.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		.100 BSC		
Top to Seating Plane	A	-	-	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	-	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units			MILLIMETERS			
Dimensio	Dimension Limits			MAX			
Number of Pins	Ν		28				
Pitch	е		0.65 BSC				
Overall Height	А	-	-	2.00			
Molded Package Thickness	A2	1.65	1.75	1.85			
Standoff	A1	0.05	-	-			
Overall Width	E	7.40	7.80	8.20			
Molded Package Width	E1	5.00	5.30	5.60			
Overall Length	D	9.90	10.20	10.50			
Foot Length	L	0.55	0.75	0.95			
Footprint	L1		1.25 REF				
Lead Thickness	с	0.09	-	0.25			
Foot Angle	φ	0°	4°	8°			
Lead Width	b	0.22	-	0.38			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	e		1.27 BSC		
Overall Height	А	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle Top	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	e		0.65 BSC			
Overall Height	А	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3		0.20 REF			
Overall Width	E		6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.20		
Overall Length	D		6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.20		
Contact Width	b	0.23	0.30	0.35		
Contact Length	L	0.50	0.55	0.70		
Contact-to-Exposed Pad	K	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B
28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



A3 A1 A1

	Units		MILLIMETERS	3
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		44	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
Dim	ension Limits	MIN	NOM	MAX
Number of Leads	Ν		44	
Lead Pitch	е	0.80 BSC		
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2007)

Original data sheet for the PIC24FJ64GA004 family of devices.

Revision B (March 2007)

Changes to Table 26-8; packaging diagrams updated.

Revision C (January 2008)

- Update of electrical specifications to include DC characteristics for Extended Temperature devices.
- Update for A/D converter chapter to include information on internal band gap voltage reference.
- Added "Appendix B: "Additional Guidance for PIC24FJ64GA004 Family Applications".
- General revisions to incorporate corrections included in document errata to date (DS80333).

Revision D (January 2010)

- Update of electrical specifications to include 60°C specifications for power-down current to DC characteristics.
- Removes references to JTAG programming throughout the document.
- Other minor typographic corrections throughout.

APPENDIX B: ADDITIONAL GUIDANCE FOR PIC24FJ64GA004 FAMILY APPLICATIONS

B.1 Additional Methods for Power Reduction

Devices in the PIC24FJ64GA004 family include a number of core features to significantly reduce the application's power requirements. For truly power-sensitive applications, it is possible to further reduce the application's power demands by taking advantage of the device's regulator architecture. These methods help decrease power in two ways: by disabling the internal voltage regulator to eliminate its power consumption, and by reducing the voltage on VDDCORE to lower the device's dynamic current requirements. Using these methods, it is possible to reduce Sleep currents (IPD) from 3.5 µA to 250 nA (typical values, refer to specifications DC60d and DC60g in Table 27-6). For dynamic power consumption, the reduction in VDDCORE from 2.5V, provided by the regulator, to 2.0V can provide a power reduction of about 30%.

When using a regulated power source or a battery with a constant output voltage, it is possible to decrease power consumption by disabling the regulator. In this case (Figure B-1), a simple diode can be used to reduce the voltage from 3V or greater to the 2V-2.5V required for VDDCORE. This method is only advised on power supplies, such as Lithium Coin cells, which maintain a constant voltage over the life of the battery.

FIGURE B-1: POWER REDUCTION EXAMPLE FOR CONSTANT VOLTAGE SUPPLIES



A similar method can be used for non-regulated sources (Figure B-2). In this case, it can be beneficial to use a low quiescent current external voltage regulator. Devices such as the MCP1700 consume only 1 μ A to regulate to 2V or 2.5V, which is lower than the current required to power the internal voltage regulator.

FIGURE B-2: POWER REDUCTION EXAMPLE FOR NON-REGULATED SUPPLIES



INDEX

Α

A/D Converter	
Analog Input Model	
Transfer Function	199
Additional Guidance for Family Applications	
Assembler	
MPASM Assembler	

В

Block Diagrams	
10-Bit High-Speed A/D Converter	192
Accessing Program Memory with	
Table Instructions	47
Addressable PMP Example	
CALL Stack Frame	
Comparator Operating Modes	201
Comparator Voltage Reference	
CPU Programmer's Model	27
CRC Reconfigured for Polynomial	188
CRC Shifter Details	187
Data Access From Program Space	
Address Generation	
I ² C Module	152
Input Capture	133
Legacy PMP Example	174
On-Chip Regulator Connections	212
Output Compare	
PIC24F CPU Core	
PIC24FJ64GA004 Family (General)	12
PMP	
Master Port Examples1	
PMP Module Overview	167
PSV Operation	
Reset System	
RTCC	
Shared I/O Port Structure	
Simplified UART	
SPI Master/Frame Master Connection	
SPI Master/Frame Slave Connection	149
SPI Master/Slave Connection (Enhanced	
Buffer Mode)	
SPI Master/Slave Connection (Standard Mode)	
SPI Slave/Frame Master Connection	
SPI Slave/Frame Slave Connection	
SPIx Module (Enhanced Mode)	
SPIx Module (Standard Mode)	
System Clock Diagram	
Timer1	
Timer2 and Timer4 (16-Bit Modes)	
Timer2/3 and Timer4/5 (32-Bit Mode)	
Timer3 and Timer5 (16-Bit Modes)	
Watchdog Timer (WDT)	214

С

C Compilers	
MPLAB C18	218
MPLAB C30	218
Code Examples	
Basic Clock Switching Example	101
Configuring UART 1 Input and Output	
Functions (PPS)	110
Erasing a Program Memory Block	
I/O Port Read/Write	
Initiating a Programming Sequence	
Loading the Write Buffers	
Single-Word Flash Programming	
Code Protection	
Configuration Bits	207
Core Features	
CPU	
ALU	29
Control Registers	28
Core Registers	27
Programmer's Model	25
CRC	
CRCXOR Register	190
Operation in Power Save Modes	188
User Interface	188
Customer Change Notification Service	265
Customer Notification Service	
Customer Support	265

D

Data Memory	
Address Space	33
Memory Map	33
Near Data Space	
Organization	
SFR Space	
Software Stack	
Development Support	
Device Features (Summary)	
DISVREG Pin	
Doze Mode	104

Ε

Electrical Characteristics	
A/D Specifications	244
Absolute Maximum Ratings	229
Current Specifications	233–237
I/O Pin Specifications	238–239
Internal Clock Specifications	242
Load Conditions and Requirements for	
AC Characteristics	240
Program Memory Specifications	239
Thermal Operating Conditions	231
V/F Graphs	230
Voltage Ratings	232
Voltage Regulator Specifications	239

PIC24FJ64GA004 FAMILY

Equations

A/D Clock Conversion Period	
Baud Rate Reload Calculation	153
Calculating the PWM Period	
Calculation for Maximum PWM Resolution	136
Device and SPI Clock Speed Relationship	150
UART Baud Rate with BRGH = 0	
UART Baud Rate with BRGH = 1	
Errata	8

F

Flash Configuration Words	32, 207–210
Flash Program Memory	
and Table Instructions	
Enhanced ICSP Operation	
Programming Algorithm	
RTSP Operation	
Single-Word Programming	54

I	
I/O Ports	
Analog Port Configuration	
Input Change Notification	
Open-Drain Configuration	
Parallel (PIO)	
Peripheral Pin Select	
Pull-ups	106
l ² C	
Clock Rates	153
Peripheral Remapping Options	151
Reserved Addresses	153
Slave Address Masking	153
Idle Mode	104
Instruction Set	
Overview	
Summary	
Instruction-Based Power-Saving Modes	
Inter-Integrated Circuit. See I ² C	151
Internet Address	
Interrupts	
Alternate Interrupt Vector Table (AIVT)	61
and Reset Sequence	
Implemented Vectors	63
Interrupt Vector Table (IVT)	61
Registers	64–92
Setup and Service Procedures	93
Trap Vectors	
Vector Table	62
J	
JTAG Interface	214

Μ

Microchip Internet Web Site	
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB ICD 2 In-Circuit Debugger	
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	219
MPLAB Integrated Development Environment	
Software	217
MPLAB PM3 Device Programmer	219
MPLAB REAL ICE In-Circuit Emulator System	219
MPLINK Object Linker/MPLIB Object Librarian	218

Ν

Near Data Space	
0	
Oscillator Configuration	
Clock Switching	100
Sequence	
Initial Configuration on POR	
Oscillator Modes	
Output Compare	
PWM Mode	
Period and Duty Cycle Calculation	
Single Output Pulse Generation	
Р	
Packaging	
Details	249
Marking	247
Parallel Master Port. See PMP	167
Peripheral Enable Bits	104
Peripheral Module Disable (PMD) bits	
Peripheral Pin Select (PPS)	107
Available Peripherals and Pins	107
Configuration Control	
Considerations for Use	110
Input Mapping	107
Mapping Exceptions	
Output Mapping	
Peripheral Priority	
Registers	
PICSTART Plus Development Programmer	
Pinout Descriptions	13–18
PMP	474 470
Master Port Examples	
Power-Saving Features	
Power-up Requirements	
Product Identification System Program Memory	
Access Using Table Instructions	47
Address Construction	
Address Space	
Flash Configuration Words	
Memory Map	
Organization	
Program Space Visibility	
Pulse-Width Modulation. See PWM	
R	
Reader Response	266
Register Maps	
A/D Converter (ADC)	41
Clock Control	
CPU	
CRC	
Dual Comparator	
I ² C	
ICN	
Input Capture	
Interrupt Controller	
NVM	
Output Compare	
Pad Configuration	
Parallel Master/Slave Port	
Peripheral Pin Select	43
PMD	44

PIC24FJ64GA004 FAMILY

PORTA	1
PORTB	1
PORTC	1
Real-Time Clock and Calendar (RTCC)42	2
SPI	,
Timers	
UART	
Registers	
AD1CHS (A/D Input Select) 196	;
AD1CON1 (A/D Control 1)	
AD1CON2 (A/D Control 2)	
AD1CON3 (A/D Control 3) 195	
AD1CSSL (A/D Input Scan Select)	,
AD1PCFG (A/D Port Configuration)	
ALCFGRPT (Alarm Configuration)	
ALMINSEC (Alarm Minutes and	
Seconds Value)	;
ALMTHDY (Alarm Month and Day Value)	
ALWDHR (Alarm Weekday and Hours Value)	
CLKDIV (Clock Divider)	
CMCON (Comparator Control)	
CORCON (Core Control)	
CORCON (CPU Control)	
CRCCON (CFC Control)	
CRCXOR (CRC XOR Polynomial)	
CVRCON (Comparator Voltage	
Reference Control)	
CW1 (Flash Configuration Word 1)208	
CW2 (Flash Configuration Word 2)	
DEVID (Device ID)	
DEVREV (Device Revision)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	
ICxCON (Input Capture x Control)	
IECn (Interrupt Enable Control 0-4)	
IFSn (Interrupt Flag Status 0-4)	
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
IPCn (Interrupt Priority Control 0-18)	
MINSEC (RTCC Minutes and Seconds Value) 183	
MTHDY (RTCC Month and Day Value)	
NVMCON (Flash Memory Control)51	
OCxCON (Output Compare x Control)	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tune)	
PADCFG1 (Pad Configuration Control)	
PMADDR (PMP Address)	
PMAEN (PMP Enable)171	
PMCON (PMP Control))
PMMODE (PMP Mode)	
PMPSTAT (PMP Status)172	
RCFGCAL (RTCC Calibration	
and Configuration) 179	
RCON (Reset Control)	
RPINRn (PPS Input Mapping 0-23) 111–117	
RPORn (PPS Output Mapping 0-12) 118–124	
SPIxCON1 (SPIx Control 1)146	
SPIxCON2 (SPIx Control 2)147	
SPIxSTAT (SPIx Status and Control) 144	
SR (ALU STATUS)	
T1CON (Timer1 Control)126	
TxCON (Timer2 and Timer4 Control)	
TyCON (Timer3 amd Timer5 Control) 131	
UxMODE (UARTx Mode) 162	

UxRXREG (UARTx Receive)	. 166
UxSTA (UARTx Status and Control)	. 164
UxTXREG (UARTx Transmit)	
WKDYHR (RTCC Weekday and Hours Value)	
YEAR (RTCC Year Value)	. 182
Resets	
Clock Source Selection	57
Delay Times	58
RCON Flags Operation	57
SFR States	
Revision History	. 259
RTCC	
Alarm Configuration	. 186
Calibration	. 185
Register Mapping	. 178

S

Serial Peripheral Interface. See SPI	141
SFR Space	34
Slective Peripheral Power Control	104
Sleep Mode	103
Software Simulator (MPLAB SIM)	218
Software Stack	45

Т

Timer1	125
Timer2/3 and Timer4/5	127
Timing Diagrams	
CLKO and I/O Timing	243
External Clock Timing	241

U U/

JAR	RT	
	Baud Rate Generator (BRG)	160
	Break and Sync Sequence	161
	IrDA Support	161
	Operation of UxCTS and UxRTS Control Pins	161
	Receiving	161
	Transmitting	161

V

VDDCORE/VCAP pin	212
Voltage Regulator (On-Chip)	212
and BOR	213
and POR	212
Standby Mode	213
Tracking Mode	
W	

Watchdog Timer (WDT)	
Winowed Operation	
WWW Address	
WWW, On-Line Support	

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent		
RE:	Reader Response			
From	: Name			
	Address			
	City / State / ZIP / Country			
	Telephone: ()	FAX: ()		
Appli	cation (optional):			
Woul	d you like a reply?YN			
Devi	ce: PIC24FJ64GA004 Family	Literature Number: DS39881D		
Ques	stions:			
1. V	What are the best features of this do	cument?		
2. ⊦	low does this document meet your	hardware and software development needs?		
_				
_				
3. C	B. Do you find the organization of this document easy to follow? If not, why?			
_				
_				
4. V	What additions to the document do y	ou think would enhance the structure and subject?		
_				
_				
5. V	5. What deletions from the document could be made without affecting the overall usefulness?			
_				
_				
6. ls	6. Is there any incorrect or misleading information (what and where)?			
-				
-				
7. ⊦	7. How would you improve this document?			
-				
_				

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count —— Tape and Reel Fl Temperature Ran		 Examples: a) PIC24FJ32GA002-I/ML: General purpose PIC24F, 32-Kbyte program memory, 28-pin, Industrial temp., QFN package. b) PIC24FJ64GA004-E/PT: General purpose PIC24F, 64-Kbyte program memory, 44-pin, Extended temp., TQFP package. 		
Architecture	24 = 16-bit modified Harvard without DSP			
Flash Memory Family FJ = Flash program memory				
Product Group GA0 = General purpose microcontrollers				
Pin Count	02 = 28-pin 04 = 44-pin			
Temperature Range	E = -40° C to $+125^{\circ}$ C (Extended) I = -40° C to $+85^{\circ}$ C (Industrial)			
Package	SP = SPDIP SO = SOIC SS = SSOP ML = QFN PT = TQFP			
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample			



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10