

PIC18F2423/2523/4423/4523 Data Sheet

28/40/44-Pin, Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology

Preliminary

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/40/44-Pin, Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology

Peripheral Highlights:

- 12-bit, up to 13-channel Analog-to-Digital Converter module (A/D):
 - Auto-acquisition capability
 - Conversion available during Sleep
- Dual analog comparators with input multiplexing
- High-current sink/source 25 mA/25 mA
- Three programmable external interrupts
- Four input change interrupts
- Up to 2 Capture/Compare/PWM (CCP) modules, one with Auto-Shutdown (28-pin devices)
- Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- Enhanced USART module:
- Supports RS-485, RS-232 and LIN 1.2
- RS-232 operation using internal oscillator block (no external crystal required)
- Auto-wake-up on Start bit
- Auto-Baud Detect

Power-Managed Modes:

- Run: CPU on, peripherals on
- Idle: CPU off, peripherals on
- Sleep: CPU off, peripherals off
- + Idle mode currents down to 5.8 $\mu\text{A},$ typical
- Sleep mode current down to 0.1 µA, typical
- Timer1 Oscillator: 1.8 μA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, up to 25 MHz
- 4x Phase Lock Loop (available for crystal and internal oscillators)
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 25 MHz
- Internal oscillator block:
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
- Provides a complete range of clock speeds from 31 kHz to 32 MHz when used with PLL
 User-tunable to compensate for frequency drift
- Secondary oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if external clock stops

Special Microcontroller Features:

- C compiler optimized architecture:
 - Optional extended instruction set designed to optimize re-entrant code
- 100,000 erase/write cycle Enhanced Flash
 program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Flash/Data EEPROM Retention: 100 years typical
- Self-programmable under software control
- Priority levels for interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s
- Single-Supply In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- Operating voltage range: 2.0V to 5.5V
- Programmable 16-level High/Low-Voltage Detection (HLVD) module:
- Supports interrupt on High/Low-Voltage Detection
- Programmable Brown-out Reset (BOR):
- With software enable option

	Prog	ram Memory	Data	Data Memory		Data Memory		12-Bit	CCP/	MS	SSP	RT		Timers
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	A/D (ch)	ECCP (PWM)	SPI	Master I ² C™	EUSA	Comp.	8/16-Bit		
PIC18F2423	16K	8192	768	256	25	10	2/0	Y	Y	1	2	1/3		
PIC18F2523	32K	16384	1536	256	25	10	2/0	Y	Y	1	2	1/3		
PIC18F4423	16K	8192	768	256	36	13	1/1	Y	Y	1	2	1/3		
PIC18F4523	32K	16384	1536	256	36	13	1/1	Y	Y	1	2	1/3		

Pin Diagrams



PIC18F2423/2523/4423/4523

Pin Diagrams (Cont.'d)



Pin Diagrams (Cont.'d)



Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	
3.0	Power-Managed Modes	33
4.0	Reset	41
5.0	Memory Organization	53
6.0	Flash Program Memory	
7.0	Data EEPROM Memory	83
8.0	8 x 8 Hardware Multiplier	89
9.0	Interrupts	91
10.0	I/O Ports	105
11.0	Timer0 Module	123
	Timer1 Module	
13.0	Timer2 Module	133
	Timer3 Module	
	Capture/Compare/PWM (CCP) Modules	
16.0	Enhanced Capture/Compare/PWM (ECCP) Module	
17.0	Master Synchronous Serial Port (MSSP) Module	
	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
	12-Bit Analog-to-Digital Converter (A/D) Module	
20.0	Comparator Module	237
21.0	Comparator Voltage Reference Module	
22.0	High/Low-Voltage Detect (HLVD)	
23.0	Special Features of the CPU	
24.0	Instruction Set Summary	
25.0	Development Support	
26.0	Electrical Characteristics	
27.0	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
	ndix A: Revision History	
	ndix B: Device Differences	
	ndix C: Conversion Considerations	
	ndix D: Migration from Baseline to Enhanced Devices	
	ndix E: Migration from Mid-Range to Enhanced Devices	
	ndix F: Migration from High-End to Enhanced Devices	
	(
	Vicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
PIC1	8F2423/2523/4423/4523 Product Identification System	389

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F2423
- PIC18F2523
- PIC18F4423
- PIC18F4523

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Enhanced Flash program memory. On top of these features, the PIC18LF2423/2523/4423/4523 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2423/2523/4423/4523 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-Fly Mode Switching:** The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 26.0 "Electrical Characteristics" for values.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18LF2423/2523/4423/4523 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two External RC Oscillator modes with the same pin options as the External Clock modes.
- An internal oscillator block which provides an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of six user-selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the High-Speed Crystal and Internal Oscillator modes, which allows clock speeds of up to 40 MHz from the HS clock source. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz, all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- **12-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18LF2423/ 2523/4423/4523 family introduces an optional extension to the PIC18 instruction set, which adds eight new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown, for disabling PWM outputs on interrupt or other select conditions and auto-restart, to reactivate outputs once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 26.0 "Electrical Characteristics" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F2423/2523/4423/4523 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- 1. Flash program memory (16 Kbytes for PIC18LF2423/4423 devices and 32 Kbytes for PIC18LF2523/4523).
- 2. A/D channels (10 for 28-pin devices, 13 for 40/44-pin devices).
- 3. I/O ports (3 bidirectional ports on 28-pin devices, 5 bidirectional ports on 40/44-pin devices).
- CCP and Enhanced CCP implementation (28-pin devices have 2 standard CCP modules, 40/44-pin devices have one standard CCP module and one ECCP module).
- 5. Parallel Slave Port (present only on 40/44-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Members of the PIC18LF2423/2523/4423/4523 family are available only as low-voltage devices, designated by "LF" (such as PIC18LF2423), and function over a VDD range of 2.0V to 3.6V.

Features	PIC18F2423	PIC18F2523	PIC18F4423	PIC18F4523
Operating Frequency	DC – 40 MHz			
Program Memory (Bytes)	16384	32768	16384	32768
Program Memory (Instructions)	8192	16384	8192	16384
Data Memory (Bytes)	768	1536	768	1536
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/PWM Modules	0	0	1	1
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART
Parallel Communications (PSP)	No	No	Yes	Yes
12-Bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT
Programmable High/Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled			
Packages	28-pin PDIP 28-pin SOIC 28-pin QFN	28-pin PDIP 28-pin SOIC 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP

TABLE 1-1: DEVICE FEATURES





Note 1: CCP2 is multiplexed with RC1 when Configuration bit CCP2MX is set, or RB3 when CCP2MX is not set.

2: RE3 is only available when MCLR functionality is disabled.

3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 2.0 "Oscillator Configurations" for additional information.



Note 1: CCP2 is multiplexed with RC1 when Configuration bit CCP2MX is set, or RB3 when CCP2MX is not set.

2: RE3 is only available when MCLR functionality is disabled.

3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 2.0 "Oscillator Configurations" for additional information.

	Pin N	umber	Pin	Buffer	
Pin Name	PDIP, SOIC	QFN	Туре		Description
MCLR/VPP/RE3 MCLR	1	26	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP RE3			P I	ST	Programming voltage input. Digital input.
OSC1/CLKI/RA7 OSC1	9	6	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise.
CLKI			I	CMOS	
RA7			I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	10	7	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or
CLKO			0	—	resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate
RA6			I/O	TTL	General purpose I/O pin.
ST = S	TL compatib chmitt Trigge utput	•		MOS le	Vels CMOS = CMOS compatible input or output P = Power

TABLE 1-2:PIC18LF2423/2523 PINOUT I/O DESCRIPTIONS

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.

	Pin Number		Pin	Buffer					
Pin Name	PDIP, SOIC	QFN	Туре		Description				
					PORTA is a bidirectional I/O port.				
RA0/AN0	2	27							
RA0 AN0			I/O	TTL	Digital I/O.				
		00	1	Analog	Analog input 0.				
RA1/AN1 RA1	3	28	I/O	TTL	Digital I/O.				
AN1			1	Analog	Analog input 1.				
RA2/AN2/VREF-/CVREF	4	1		0	5				
RA2			I/O	TTL	Digital I/O.				
AN2			I	Analog					
VREF-			I	Analog					
CVREF			0	Analog	Comparator reference voltage output.				
RA3/AN3/VREF+	5	2							
RA3			I/O	TTL	Digital I/O.				
AN3				Analog					
VREF+			I	Analog	A/D reference voltage (high) input.				
RA4/T0CKI/C1OUT	6	3		OT					
RA4 T0CKI			1/0	ST ST	Digital I/O. Timer0 external clock input.				
C1OUT				51	Comparator 1 output.				
	_		0						
RA5/AN4/SS/HLVDIN/ C2OUT	7	4							
RA5			I/O	TTL	Digital I/O.				
AN4			1/0	Analog					
SS			i	TTL	SPI slave select input.				
HLVDIN			Ī	Analog					
C2OUT			0		Comparator 2 output.				
RA6					See the OSC2/CLKO/RA6 pin.				
RA7					See the OSC1/CLKI/RA7 pin.				
Legend: TTL = TTL c ST = Schm O = Outpu	itt Trigge			MOS le	vels CMOS = CMOS compatible input or output I = Input P = Power				

TABLE 1-2:	PIC18LF2423/2523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.

	Pin Number		Din Duffe					
Pin Name	PDIP, SOIC	QFN	Pin Type	Buffer Type	Description			
	04	18			PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0	21	18	I/O I I	TTL ST ST	Digital I/O. External interrupt 0. PWM Fault input for CCP1.			
AN12			I	Analog	Analog input 12.			
RB1/INT1/AN10 RB1 INT1 AN10	22	19	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 10.			
RB2/INT2/AN8 RB2 INT2 AN8	23	20	I/O I I	TTL ST Analog	Digital I/O. External interrupt 2. Analog input 8.			
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽¹⁾	24	21	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output.			
RB4/KBI0/AN11 RB4 KBI0 AN11	25	22	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 11.			
RB5/KBI1/PGM RB5 KBI1 PGM	26	23	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.			
RB6/KBI2/PGC RB6 KBI2 PGC	27	24	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.			
RB7/KBI3/PGD RB7 KBI3 PGD	28	25	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.			
Legend: TTL = TTL cc ST = Schmi O = Output	tt Trigge			CMOS le	CMOS = CMOS compatible input or output vels I = Input P = Power			

TABLE 1-2: PIC18LF2423/2523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.2: Alternate assignment for CCP2 when Configuration bit CCP2MX is cleared.

	Pin Number		Pin	Buffer					
Pin Name	PDIP, SOIC	QFN	Pin Type		Description				
					PORTC is a bidirectional I/O port.				
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.				
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽²⁾	12	9	I/O I I/O	ST Analog ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output.				
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output.				
RC3/SCK/SCL RC3 SCK SCL	14	11	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.				
RC4/SDI/SDA RC4 SDI SDA	15	12	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.				
RC5/SDO RC5 SDO	16	13	I/O O	ST —	Digital I/O. SPI data out.				
RC6/TX/CK RC6 TX CK	17	14	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).				
RC7/RX/DT RC7 RX DT	18	15	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).				
RE3		—	_	_	See MCLR/VPP/RE3 pin.				
Vss	8, 19	5, 16	Р	—	Ground reference for logic and I/O pins.				
	20	17	Р	1	Positive supply for logic and I/O pins.				

TABLE 1-2: PIC18LF2423/2523 PINOUT I/O DESCRIPTIONS (CONTINUED)

O = Output P

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.

2: Alternate assignment for CCP2 when Configuration bit CCP2MX is cleared.

= Power

Pin Name	Pin Number			Pin Buffe		Description
Fin Name	PDIP	QFN	TQFP	Туре	Туре	Description
MCLR/Vpp/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP RE3				P I	ST	Programming voltage input. Digital input.
OSC1/CLKI/RA7 OSC1	13	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode;
CLKI				I	CMOS	analog otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes
RA6				I/O	TTL	the instruction cycle rate. General purpose I/O pin.
-	compation compat	•		CMOS = CMOS compatible input or output I = Input P = Power		

TABLE 1-3: PIC18LF4423/4523 PINOUT I/O DESCRIPTIONS

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.

Pin Name	Pi	n Numb	per	Pin Buffer		Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL Analog	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL Analog	Digital I/O. Analog input 1.
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	21	21	I/O I I O	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	22	22	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	23	23	I/O I O	ST ST	Digital I/O. Timer0 external clock input. Comparator 1 output.
RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT	7	24	24	I/O I I O	TTL Analog TTL Analog —	Digital I/O. Analog input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output.
RA6 RA7						See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin.
Legend: TTL = TTL ST = Schi O = Outr	mitt Trig		ut ut with C	CMOSI	evels	CMOS = CMOS compatible input or output I = Input P = Power

TABLE 1-3: PIC18LF4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.

PDIP 33	QFN 9	TQFP	Туре	Туре	Description
33	9				
33	9				PORTB is a bidirectional I/O port. PORTB can be
33	9				software programmed for internal weak pull-ups on a
33	9				inputs.
		8			
			I/O	TTL	Digital I/O.
				ST	External interrupt 0.
				ST	PWM Fault input for Enhanced CCP1.
			I	Analog	Analog input 12.
34	10	9			
			1/0		Digital I/O.
					External interrupt 1.
			1	Analog	Analog input 10.
35	11	10			
			1/0		Digital I/O.
					External interrupt 2. Analog input 8.
	40		1	Analog	Analog input o.
36	12	11			Disting 1/0
			1/0		Digital I/O. Analog input 9.
				•	Capture 2 input/Compare 2 output/PWM 2 output.
07			1/0	51	
37	14	14	1/0	TTI	Digital I/O.
					Interrupt-on-change pin.
			-		Analog input 11.
20	15	15	•	/ malog	
30	15	15	1/0	тті	Digital I/O.
			-		Interrupt-on-change pin.
			-		Low-Voltage ICSP [™] Programming enable pin.
30	16	16			
00	10	10	1/0	ТТІ	Digital I/O.
			., C		Interrupt-on-change pin.
			I/O	ST	In-Circuit Debugger and ICSP programming
					clock pin.
40	17	17			
			I/O	TTL	Digital I/O.
			Ι	TTL	Interrupt-on-change pin.
			I/O	ST	In-Circuit Debugger and ICSP programming
					data pin.
					CMOS = CMOS compatible input or output
0	ger inpu	ut with C	CMOSI	evels	I = Input
out					P = Power
)	35 36 37 38 39 40 compat nitt Trig	35 11 36 12 37 14 38 15 39 16 40 17 compatible inp nutt Trigger input	35 11 10 36 12 11 37 14 14 38 15 15 39 16 16 40 17 17 compatible input mitt Trigger input with Cout	35 11 10 I/O 35 11 10 I/O 36 12 11 I/O 36 12 11 I/O 37 14 14 I/O 38 15 15 I/O 39 16 16 I/O 40 17 17 I/O I/O 1 I/O I/O I/O I/O I/O I/O <td>35 11 10 I/O TTL 35 11 10 I/O TTL 36 12 11 I Analog 36 12 11 I/O TTL 37 14 14 I/O TTL 37 14 14 I/O TTL 38 15 15 I Analog 38 15 15 I Analog 39 16 16 I/O TTL 40 17 17 I/O TTL 40 17 17 I/O TTL I/O TTL TTL Analog ST 39 16 16 I/O ST 40 17 17 I/O ST 40 17 17 I/O TTL I/O ST ST ST ST 40 17 17 I/O ST I/O ST I/O ST ST 40</td>	35 11 10 I/O TTL 35 11 10 I/O TTL 36 12 11 I Analog 36 12 11 I/O TTL 37 14 14 I/O TTL 37 14 14 I/O TTL 38 15 15 I Analog 38 15 15 I Analog 39 16 16 I/O TTL 40 17 17 I/O TTL 40 17 17 I/O TTL I/O TTL TTL Analog ST 39 16 16 I/O ST 40 17 17 I/O ST 40 17 17 I/O TTL I/O ST ST ST ST 40 17 17 I/O ST I/O ST I/O ST ST 40

TABLE 1-3: PIC18LF4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.

Pin Name	Pi	n Numb	ber	Pin Buffer		Description		
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description		
RC0/T1OSO/T13CKI	15	34	32			PORTC is a bidirectional I/O port.		
RC0	10	01	02	I/O	ST	Digital I/O.		
T1OSO				0	_	Timer1 oscillator output.		
T13CKI				Ι	ST	Timer1/Timer3 external clock input.		
RC1/T1OSI/CCP2	16	35	35					
RC1				I/O	ST	Digital I/O.		
T1OSI				I	CMOS	Timer1 oscillator input.		
CCP2 ⁽²⁾				I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.		
RC2/CCP1/P1A	17	36	36					
RC2				I/O	ST	Digital I/O.		
CCP1 P1A				I/O O	ST	Capture 1 input/Compare 1 output/PWM 1 output.		
				0		Enhanced CCP1 output.		
RC3/SCK/SCL	18	37	37	1/0	ст			
RC3 SCK				1/O 1/O	ST ST	Digital I/O. Synchronous serial clock input/output for		
30N				1/0	31	SPI mode.		
SCL				I/O	ST	Synchronous serial clock input/output for I ² C [™] mode.		
RC4/SDI/SDA	23	42	42					
RC4	20			I/O	ST	Digital I/O.		
SDI				I	ST	SPI data in.		
SDA				I/O	ST	I ² C data I/O.		
RC5/SDO	24	43	43					
RC5				I/O	ST	Digital I/O.		
SDO				0		SPI data out.		
RC6/TX/CK	25	44	44					
RC6				I/O	ST	Digital I/O.		
ТХ				0		EUSART asynchronous transmit.		
СК				I/O	ST	EUSART synchronous clock (see related RX/DT).		
RC7/RX/DT	26	1	1					
RC7				I/O	ST	Digital I/O.		
RX DT				 /O	ST ST	EUSART asynchronous receive.		
	<u> </u>			1/0	51	EUSART synchronous data (see related TX/CK).		
Legend: TTL = TTL				MOON	ovolo	CMOS = CMOS compatible input or output		
ST = Sch O = Out	mitt Trig	iger inpi	u with C	1VIUS I	eveis	I = Input P = Power		
	pui							

TABLE 1-3: PIC18LF4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.

QFN 38 39 40 41	TQFP 38 39 40 41	Type I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	Type ST TTL ST TTL ST TTL	Description PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when the PSP module is enabled. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data.
39 40	39 40	I/O I/O I/O I/O I/O	TTL ST TTL ST	Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when the PSP module is enabled. Digital I/O. Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.
39 40	39 40	I/O I/O I/O I/O I/O	TTL ST TTL ST	Parallel Slave Port data. Digital I/O. Parallel Slave Port data. Digital I/O.
40	40	I/O I/O I/O	TTL ST	Parallel Slave Port data. Digital I/O.
		I/O		
41	41		1	
		1/O 1/O	ST TTL	Digital I/O. Parallel Slave Port data.
2	2	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
3	3	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.
4	4	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.
5	5	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.
	4 5 lible inp	4 4 5 5 tible input	4 4 1/0 1/0 0 4 4 1/0 1/0 1/0 0 5 5 1 1/0 1/0 1/0 1/0 0 1/0 0 1/0 0 0 1/0 0 0 1/0 0 0 1/0 0 0 1/0 0 0 1/0 0 0 1/0 0 1/0 0 0 1/0 0 0 1/0 0 0 1/0 0 0 1/0 0 0 1/0 0 0 0 1/0 0 0 0 1/0 0 0 0 1/0 0 0 0 0 1/0 0 0 0 0 1/0 0 0 0 0 1/0 0 0 0 0 0 0 1/0 1/	4 4 4 1/0 ST 1/0 TTL 0 4 4 4 1/0 ST 1/0 TTL 0 5 5 5 1/0 ST 1/0 ST 1/0 TTL 0

PIC18LF4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-3:**

0 = Output P = Power

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.

Pin Name	Pin Number		Pin	Buffer	Description		
Fininame	PDIP	QFN	TQFP	Туре	Туре	Description	
						PORTE is a bidirectional I/O port.	
RE0/RD/AN5	8	25	25				
RE0				I/O	ST	Digital I/O.	
RD				1	TTL	Read control for Parallel Slave Port	
						(see also \overline{WR} and \overline{CS} pins).	
AN5				I	Analog	Analog input 5.	
RE1/WR/AN6	9	26	26				
RE1				I/O	ST	Digital I/O.	
WR				I	TTL	Write control for Parallel Slave Port	
				-		(see CS and RD pins).	
AN6				I	Analog	Analog input 6.	
RE2/CS/AN7	10	27	27				
<u>RE</u> 2				I/O	ST	Digital I/O.	
CS				I	TTL	Chip Select control for Parallel Slave Port	
A N 17					Angler	(see related RD and WR).	
AN7					Analog	Analog input 7.	
RE3	—			—	—	See MCLR/Vpp/RE3 pin.	
Vss	12, 31	6, 30,	6, 29	Р	—	Ground reference for logic and I/O pins.	
		31					
Vdd	11, 32	7, 8,	7, 28	Р		Positive supply for logic and I/O pins.	
		28, 29					
NC		13	12, 13,	_		No connect.	
			33, 34				
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output							

TABLE 1-3: PIC18LF4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

atible input ST = Schmitt Trigger input with CMOS levels 0

= Output

I

Р

Note 1: Default assignment for CCP2 when Configuration bit CCP2MX is set.

NOTES:

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

PIC18LF2423/2523/4423/4523 devices can be operated in ten different oscillator modes. The user can program the Configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL Enabled
- 5. RC External Resistor/Capacitor with Fosc/4 Output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 Output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 Output
- 10. ECIO External Clock with I/O on RA6

2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



TABLE 2-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Typical Capacitor Values Used:						
Mode Freq. OSC1 OSC2						
XT 3.58 MHz 15 pF 15 pF						
Capacitor values are for design guidance only						

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following Table 2-2 for additional information.

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc.	Crystal Freq.	Typical Capacitor Values Tested:			
Туре	Fieq.	C1	C2		
LP	32 kHz	18 pF	18 pF		
XT	1 MHz 4 MHz	15 pF 15 pF	15 pF 15 pF		
HS	4 MHz 10 MHz 20 MHz 25 MHz	15 pF 15 pF 15 pF 15 pF	15 pF 15 pF 15 pF 15 pF 15 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Crystals Used:					
32 kHz	4 MHz				
25 MHz	10 MHz				
1 MHz	20 MHz				

- Note 1: When operating below 3V VDD, or when using ceramic resonators above 3.6 MHz at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 3: Rs may be required to avoid overdriving tuning fork crystals, such as those commonly used in LP mode or with the Timer1 oscillator. Rs may also be used to reduce crystal drive in other modes where waveform distortion could be an issue. See AN949, "Making Your Oscillator Work".
 - 4: Always verify oscillator performance over the VDD and temperature range that is expected for the application. See AN949, "Making Your Oscillator Work" for testing methods.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.



EXTERNAL CLOCK INPUT OPERATION (HS OSC. CONFIGURATION)



2.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-4 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-4:

EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



2.4 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The actual oscillator frequency is a function of several factors:

- supply voltage
- values of the external resistor (REXT) and capacitor (CEXT)
- operating temperature

Given the same device, operating voltage and temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as:

- normal manufacturing variation
- difference in lead frame capacitance between package types (especially for low CEXT values)
- variations within the tolerance of limits of $\ensuremath{\mathsf{REXT}}$ and $\ensuremath{\mathsf{CEXT}}$

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-5 shows how the R/C combination is connected.





The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).





2.5 PLL Frequency Multiplier

A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals, or users who require higher clock speeds from an internal oscillator.

2.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz. The PLLEN bit is not available in this oscillator mode.

The PLL is only available to the crystal oscillator when the FOSC3:FOSC0 Configuration bits are programmed for HSPLL mode (= 0110).





2.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block when the INTOSC is configured as the primary clock source. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 2.6.4 "PLL in INTOSC Modes"**.

2.6 Internal Oscillator Block

The PIC18LF2423/2523/4423/4523 devices include an internal oscillator block which generates two different clock signals; either can be used as the micro-controller's clock source. This may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected, and can provide 31 kHz if required.

The other clock source is the internal RC oscillator (INTRC) which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer

These features are discussed in greater detail in **Section 23.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 30). Additionally, the 31 kHz clock can be provided by either the INTOSC, or INTRC clock sources, depending on the INTSRC bit (OSCTUNE<7>).

2.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs FOSC/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

2.6.2 INTOSC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz.

The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC and vice versa.

2.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1).

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in **Section 2.7.1 "Oscillator Control Register"**.

The PLLEN bit controls the operation of the frequency multiplier, PLL, in Internal Oscillator modes.

2.6.4 PLL IN INTOSC MODES

The 4x frequency multiplier can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with an internal oscillator. When enabled, the PLL produces a clock speed of up to 32 MHz.

Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation.

The PLL is available for use with the INTOSC when:

- 1. The primary clock is the INTOSC clock source (selected in CONFIG1H<3:0>), and
- 2. The 4 or 8 MHz INTOSC output is selected.

Writes to the PLLEN bit will be ignored until both these conditions are met.

2.6.5 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 2.6.5.1 "Compensating with the EUSART", Section 2.6.5.2 "Compensating with the Timers" and Section 2.6.5.3 "Compensating with the CCP Module in Capture Mode", but other techniques may be used.

PIC18F2423/2523/4423/4523

REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

R/W-0	R/W-0 ⁽¹⁾	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN ⁽¹⁾	—	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

INTSRC: Internal Oscillator Low-Frequency Source Select bit 1 = 31.25 kHz device clock derived from 8 MHz INTOSC source (divide-by-256 enabled) 0 = 31 kHz device clock derived directly from INTRC internal oscillator						
PLLEN: Frequency Multiplier PLL for INTOSC Enable bit ⁽¹⁾ 1 = PLL enabled for INTOSC (4 MHz and 8 MHz only) 0 = PLL disabled						
Unimplemented: Read as '0'						
TUN4:TUN0: Frequency Tuning bits						
01111 = Maximum frequency						
• •						
• •						
00001						
00000 = Center frequency. Oscillator module is running at the calibrated frequency.						
11111						
• •						
• •						
10000 = Minimum frequency						

Note 1: Available only in certain oscillator configurations; otherwise, this bit is unavailable and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes" for details.

2.6.5.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high; to adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low; to compensate, increment OSCTUNE to increase the clock frequency.

2.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

2.6.5.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free-running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast; to compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow; to compensate, increment the OSCTUNE register.

^{© 2007} Microchip Technology Inc.

2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18LF2423/2523/ 4423/4523 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18LF2423/2523/4423/4523 devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 Configuration bits. The details of these modes are covered earlier in this chapter. The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18LF2423/2523/4423/4523 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a Real-Time Clock.

Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 12.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18LF2423/2523/4423/ 4523 devices are shown in Figure 2-8. See **Section 23.0 "Special Features of the CPU"** for Configuration register details.





2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC3:FOSC0 Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared on all forms of Reset.

The Internal Oscillator Frequency Select bits (IRCF2:IRCF0) select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source, the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When a nominal output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source by enabling the divide-by-256 output of the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source, and disables the INTOSC clock source.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer has timed out and the primary clock is providing the device clock in Primary Clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in Secondary Clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or INTOSC has just started and is not yet stable. The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0** "Power-Managed Modes".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before selecting the secondary clock source or a very long delay may occur while the Timer1 oscillator starts.

2.7.2 OSCILLATOR TRANSITIONS

PIC18LF2423/2523/4423/4523 devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes"**.

PIC18F2423/2523/4423/4523

R/W-0	R/W-1	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0	
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	
bit 7		•	•				bit (
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value a	n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 7		Enable bit enters Idle mod enters Sleep mo						
bit 6-4	111 = 8 MHz 110 = 4 MHz 101 = 2 MHz 100 = 1 MHz 011 = 500 kH 010 = 250 kH 001 = 125 kH	z <u>7</u> (3) Hz Hz Hz	es clock direc	•	y)(2)			
bit 3	1 = Oscillato	•	er time-out ha	s bit ⁽¹⁾ s expired; prima [,] unning; primary	•	•		
bit 2	1 = INTOSC	SC Frequency S frequency is s frequency is n	table					
bit 1-0	SCS1:SCS0 1x = Internal	: System Clock oscillator block lary (Timer1) os	Select bits					
	eset state deper ource selected b			•				

REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

3: Default output frequency of INTOSC on Reset.

2.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating.

In Secondary Clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In Internal Oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features regardless of the powermanaged mode (see Section 23.2 "Watchdog Timer (WDT)", Section 23.3 "Two-Speed Start-up" and Section 23.4 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output.

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in Section 26.2 "DC Characteristics: Power-Down and Supply Current".

2.9 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 26-10). It is enabled by clearing (= 0) the PWRTEN Configuration bit.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, the device is kept in Reset for an additional 2 ms, following the HS mode OST delay, so the PLL can lock to the incoming clock frequency.

There is a delay of interval TCSD (parameter 38, Table 26-10), following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

Oscillator Mode	OSC1 Pin	OSC2 Pin				
RC, INTIO1	Floating, external resistor should pull high	At logic low (clock/4 output)				
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6				
INTIO2	Configured as PORTA, bit 7	Configured as PORTA, bit 6				
ECIO	Floating, pulled by external clock	Configured as PORTA, bit 6				
EC	Floating, pulled by external clock	At logic low (clock/4 output)				
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level				

 TABLE 2-3:
 OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-2 in **Section 4.0 "Reset"** for time-outs due to Sleep and MCLR Reset.

NOTES:

3.0 POWER-MANAGED MODES

PIC18LF2423/2523/4423/4523 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block). The Sleep mode does not use a clock source.

The power-managed modes include several powersaving features offered on previous PIC[®] devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC3:FOSC0 Configuration bits
- the secondary clock (the Timer1 oscillator)
- the internal oscillator block (for RC modes)

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in **Section 3.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

OSC		CON Bits	Modul	e Clocking	Available Clock and Oscillator Source			
Wode	IDLEN<7> ⁽¹⁾	SCS1:SCS0<1:0>	CPU	Peripherals	Available Clock and Oscillator Source			
Sleep	0	N/A	Off	Off	None – All clocks are disabled			
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC and Internal Oscillator Block ⁽²⁾ . This is the normal full power execution mode.			
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator			
RC_RUN	N/A	lx	Clocked	Clocked	Internal Oscillator Block ⁽²⁾			
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC			
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator			
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽²⁾			

TABLE 3-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 Configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering another power-managed RC mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated (see Figure 26-1 and Figure 26-2).
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting. Entry to, and exit from Idle mode, does not affect the state of the IDLEN bit.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see **Section 23.3 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 2.7.1 "Oscillator Control Register"**).

3.2.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC_RUN to PRI_RUN mode, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.




3.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended. This mode is entered by setting the SCS1 bit to '1'. Although it is ignored, it is recommended that the SCS0 bit also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated (see Figure 26-1 and Figure 26-2).

If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST.

If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set. On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.









3.3 Sleep Mode

The power-managed Sleep mode in the PIC18LF2423/ 2523/4423/4523 devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 23.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes

The Idle modes allow the controller's CPU to be shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.

If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TcsD (parameter 38, Table 26-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.









3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 Configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wakeup, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).

3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS1:SCS0 bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 3-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE Q1 Q2 Q3 Q4 Q1 OSC1 Q1 Q2 Q3 Q4 Q1 CPU Clock Q1 Q2 Q3 Q4 Q1





Peripheral Clock Program Counter

3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set, after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 26-10). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wakeup. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see **Section 9.0 "Interrupts"**).

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 23.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 23.3 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 23.4 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source is either already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 3-2:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

Clock Source before Wake-up	Clock Source after Wake-up	Exit Delay	Clock Ready Status Bit (OSCCON)
	LP, XT, HS		
Primary Device Clock	HSPLL	Tcsp ⁽¹⁾	OSTS
(PRI_IDLE mode)	EC, RC	1030.7	
	INTOSC ⁽²⁾		IOFS
	LP, XT, HS	Tost ⁽³⁾	
T1OSC or INTRC ⁽¹⁾	HSPLL	Tost + t _{rc} ⁽³⁾	OSTS
	EC, RC	TCSD ⁽¹⁾	
	INTOSC ⁽¹⁾	TIOBST ⁽⁴⁾	IOFS
	LP, XT, HS	Tost ⁽⁴⁾	
INTOSC ⁽²⁾	HSPLL	Tost + t _{rc} ⁽³⁾	OSTS
	EC, RC	TCSD ⁽¹⁾	
	INTOSC ⁽¹⁾	None	IOFS
	LP, XT, HS	Tost ⁽³⁾	
None	HSPLL	Tost + t _{rc} ⁽³⁾	OSTS
(Sleep mode)	EC, RC	TCSD ⁽¹⁾	
	INTOSC ⁽¹⁾	TIOBST ⁽⁴⁾	IOFS

Note 1: TCSD (parameter 38) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see **Section 3.4** "**Idle Modes**"). On Reset, INTOSC defaults to 1 MHz.

2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.

3: TOST is the Oscillator Start-up Timer (parameter 32). t_{rc} is the PLL Lock-out Timer (parameter F12); it is also designated as TPLL.

4: Execution continues during TIOBST (parameter 39), the INTOSC stabilization period.

4.0 RESET

The PIC18LF2423/2523/4423/4523 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by $\overline{\text{MCLR}}$, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in **Section 5.1.2.4** "**Stack Full and Underflow Resets**". WDT Resets are covered in **Section 23.2** "**Watchdog Timer (WDT)**".

A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6** "**Reset State of Registers**".

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".





R/W-0) R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	_	RI	TO	PD	POR	BOR
bit 7							bit
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkn	own
				0 2000 000			
bit 7	IPEN: Interru	pt Priority Ena	ble bit				
	1 = Enable p	riority levels or	n interrupts				
		-		IC16CXXX Co	mpatibility mo	de)	
bit 6	SBOREN: BO	OR Software E	nable bit ⁽¹⁾				
		OREN0 = 01:					
	1 = BOR is e 0 = BOR is d						
		<u>SOREN0 = 00,</u>	10 or 11:				
		d and read as					
bit 5	Unimplemer	ted: Read as	ʻ0'				
bit 4		struction Flag					
	1 = The RES	ET instruction	was not execu	uted (set by firm	nware only)		
		ET instruction		d causing a de	vice Reset (n	nust be set in so	ftware after
bit 3	TO: Watchdo	g Time-out Fla	ag bit				
				or SLEEP instr	ruction		
		ime-out occuri					
bit 2		own Detection	•				
		ower-up or by xecution of the					
bit 1	POR: Power	on Reset Stat	us bit ⁽²⁾				
	1 = A Power	on Reset has	not occurred	(set by firmware	e only)		
	0 = A Power	on Reset occ	urred (must be	e set in software	e after a Powe	er-on Reset occur	s)
bit 0	BOR: Brown	-out Reset Sta	tus bit				
				(set by firmwar			
	0 = A Brown	-out Reset occ	curred (must b	e set in softwar	e after a Brow	n-out Reset occu	urs)
Note 1:	If SBOREN is ena	bled, its Reset	state is '1'; ot	herwise, it is 'o			
2:	The actual Reset register and Secti						lowing this

REGISTER 4-1: RCON: RESET CONTROL REGISTER

Note 1: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after POR).

4.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

In PIC18LF2423/2523/4423/4523 devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 10.5** "**PORTE, TRISE and LATE Registers**" for more information.

4.3 **Power-on Reset (POR)**

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the \overrightarrow{POR} bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. \overrightarrow{POR} is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.

FIGURE 4-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 \ge 1 \ k\Omega$ will limit any current flowing into \overline{MCLR} from external capacitor C, in the event of \overline{MCLR}/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

4.4 Brown-out Reset (BOR)

PIC18LF2423/2523/4423/4523 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 Configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled, any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,
	the BOR Reset voltage level is still set by
	the BORV1:BORV0 Configuration bits. It
	cannot be changed in software.

4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. If BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR Con	figuration	Status of	
BOREN1	BOREN0	SBOREN (RCON<6>)	BOR Operation
0	0	Ignored	BOR disabled; must be enabled by reprogramming the Configuration bits.
0	1	Available	BOR enabled in software; operation controlled by SBOREN.
1	0	Ignored	BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.
1	1	Ignored	BOR enabled in hardware.

TABLE 4-1:BOR CONFIGURATIONS

4.5 Device Reset Timers

PIC18LF2423/2523/4423/4523 devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of PIC18LF2423/2523/ 4423/4523 devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 for details.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33). This ensures that the crystal or resonator oscillator has started and is stable enough to to clock the controller. More time may be required for the oscillator to meet its frequency tolerance specification.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power-managed modes.

4.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. The POR pulse clears.
- 2. PWRT time-out is invoked (if enabled).
- 3. The OST time-out is invoked. The oscillator starts at the beginning of this period.
- 4. PLL lock time-out (if using HSPLL mode).

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

Oscillator	Power-up ⁽²⁾ ar	Exit from	
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc
EC, ECIO	66 ms ⁽¹⁾	—	—
RC, RCIO	66 ms ⁽¹⁾	—	—
INTIO1, INTIO2	66 ms ⁽¹⁾	—	—

TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.

PIC18F2423/2523/4423/4523



FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR RISES BEFORE TOST COMPLETES)





PIC18F2423/2523/4423/4523







© 2007 Microchip Technology Inc.

4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset. Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 4-3:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION
	FOR RCON REGISTER

Condition	Program		RCO	ON Reg		STKPTR Register		
Condition	Counter	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	0	0	0	0
RESET Instruction	0000h	0	u	u	u	u	u	u
Brown-out Reset	0000h	1	1	1	u	0	u	u
MCLR during Power-Managed Run Modes	0000h	u	1	u	u	u	u	u
MCLR during Power-Managed Idle Modes and Sleep Mode	0000h	u	1	0	u	u	u	u
WDT Time-out during Full Power or Power-Managed Run Mode	0000h	u	0	u	u	u	u	u
MCLR during Full Power Execution	0000h	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	1
WDT Time-out during Power-Managed Idle or Sleep Modes	PC + 2	u	0	0	u	u	u	u
Interrupt Exit from Power-Managed Modes	PC + 2 ⁽¹⁾	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is '0'.

Register	Α	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
TOSU	2423	2523	4423	4523	0 0000	0 0000	0 uuuu (3)
TOSH	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
TOSL	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
STKPTR	2423	2523	4423	4523	00-0 0000	uu-0 0000	uu-u uuuu (3)
PCLATU	2423	2523	4423	4523	0 0000	0 0000	u uuuu
PCLATH	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
PCL	2423	2523	4423	4523	0000 0000	0000 0000	PC + 2 ⁽²⁾
TBLPTRU	2423	2523	4423	4523	00 0000	00 0000	uu uuuu
TBLPTRH	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
TABLAT	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
PRODH	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
PRODL	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
INTCON	2423	2523	4423	4523	0000 000x	0000 000u	uuuu uuuu (1)
INTCON2	2423	2523	4423	4523	1111 -1-1	1111 -1-1	uuuu -u-u (1)
INTCON3	2423	2523	4423	4523	11-0 0-00	11-0 0-00	uu-u u-uu (1)
INDF0	2423	2523	4423	4523	N/A	N/A	N/A
POSTINC0	2423	2523	4423	4523	N/A	N/A	N/A
POSTDEC0	2423	2523	4423	4523	N/A	N/A	N/A
PREINC0	2423	2523	4423	4523	N/A	N/A	N/A
PLUSW0	2423	2523	4423	4523	N/A	N/A	N/A
FSR0H	2423	2523	4423	4523	0000	0000	uuuu
FSR0L	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF1	2423	2523	4423	4523	N/A	N/A	N/A
POSTINC1	2423	2523	4423	4523	N/A	N/A	N/A
POSTDEC1	2423	2523	4423	4523	N/A	N/A	N/A
PREINC1	2423	2523	4423	4523	N/A	N/A	N/A
PLUSW1	2423	2523	4423	4523	N/A	N/A	N/A

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

PIC18F2423/2523/4423/4523

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
FSR1H	2423	2523	4423	4523	0000	0000	uuuu
FSR1L	2423	2523	4423	4523	xxxx xxxx	սսսս սսսս	uuuu uuuu
BSR	2423	2523	4423	4523	0000	0000	uuuu
INDF2	2423	2523	4423	4523	N/A	N/A	N/A
POSTINC2	2423	2523	4423	4523	N/A	N/A	N/A
POSTDEC2	2423	2523	4423	4523	N/A	N/A	N/A
PREINC2	2423	2523	4423	4523	N/A	N/A	N/A
PLUSW2	2423	2523	4423	4523	N/A	N/A	N/A
FSR2H	2423	2523	4423	4523	0000	0000	uuuu
FSR2L	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
STATUS	2423	2523	4423	4523	x xxxx	u uuuu	u uuuu
TMR0H	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
TMR0L	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
TOCON	2423	2523	4423	4523	1111 1111	1111 1111	uuuu uuuu
OSCCON	2423	2523	4423	4523	0100 q000	0100 q000	uuuu uuqu
HLVDCON	2423	2523	4423	4523	0-00 0101	0-00 0101	u-uu uuuu
WDTCON	2423	2523	4423	4523	0	0	u
RCON ⁽⁴⁾	2423	2523	4423	4523	0q-1 11q0	0q-q qquu	uq-u qquu
TMR1H	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1L	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	2423	2523	4423	4523	0000 0000	u0uu uuuu	uuuu uuuu
TMR2	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
PR2	2423	2523	4423	4523	1111 1111	1111 1111	1111 1111
T2CON	2423	2523	4423	4523	-000 0000	-000 0000	-uuu uuuu
SSPBUF	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPADD	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
SSPCON1	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
SSPCON2	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

Register	A	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
ADRESH	2423	2523	4423	4523	xxxx xxxx	սսսս սսսս	uuuu uuuu
ADRESL	2423	2523	4423	4523	xxxx xxxx	սսսս սսսս	սսսս սսսս
ADCON0	2423	2523	4423	4523	00 0000	00 0000	uu uuuu
ADCON1	2423	2523	4423	4523	00 0qqq	00 0qqq	uu uuuu
ADCON2	2423	2523	4423	4523	0-00 0000	0-00 0000	u-uu uuuu
CCPR1H	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1L	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
CCP1CON	2423	2523	4423	4523	00 0000	00 0000	uu uuuu
CCPR2H	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2L	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP2CON	2423	2523	4423	4523	00 0000	00 0000	uu uuuu
BAUDCON	2423	2523	4423	4523	01-0 0-00	01-0 0-00	uu uuuu
ECCP1DEL	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
F00D440	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
ECCP1AS	2423	2523	4423	4523	0000 00	0000 00	uuuu uu
CVRCON	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
CMCON	2423	2523	4423	4523	0000 0111	0000 0111	uuuu uuuu
TMR3H	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3L	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
T3CON	2423	2523	4423	4523	0000 0000	uuuu uuuu	uuuu uuuu
SPBRGH	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
SPBRG	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
RCREG	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
TXREG	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
TXSTA	2423	2523	4423	4523	0000 0010	0000 0010	uuuu uuuu
RCSTA	2423	2523	4423	4523	0000 000x	0000 000x	uuuu uuuu
EEADR	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
EEDATA	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
EECON2	2423	2523	4423	4523	0000 0000	0000 0000	0000 0000
EECON1	2423	2523	4423	4523	xx-0 x000	uu-0 u000	uu-0 u000

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

PIC18F2423/2523/4423/4523

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
IPR2	2423	2523	4423	4523	11-1 1111	11-1 1111	uu-u uuuu
PIR2	2423	2523	4423	4523	00-0 0000	00-0 0000	uu-u uuuu (1)
PIE2	2423	2523	4423	4523	00-0 0000	00-0 0000	uu-u uuuu
IPR1	2423	2523	4423	4523	1111 1111	1111 1111	uuuu uuuu
IFKI	2423	2523	4423	4523	-111 1111	-111 1111	-uuu uuuu
PIR1	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu (1)
	2423	2523	4423	4523	-000 0000	-000 0000	-uuu uuuu (1)
PIE1	2423	2523	4423	4523	0000 0000	0000 0000	uuuu uuuu
PIET	2423	2523	4423	4523	-000 0000	-000 0000	-uuu uuuu
OSCTUNE	2423	2523	4423	4523	0q-0 0000	00-0 0000	uu-u uuuu
TRISE	2423	2523	4423	4523	0000 -111	0000 -111	uuuu -uuu
TRISD	2423	2523	4423	4523	1111 1111	1111 1111	uuuu uuuu
TRISC	2423	2523	4423	4523	1111 1111	1111 1111	uuuu uuuu
TRISB	2423	2523	4423	4523	1111 1111	1111 1111	uuuu uuuu
TRISA ⁽⁵⁾	2423	2523	4423	4523	1111 1111 (5)	1111 1111 (5)	uuuu uuuu ⁽⁵⁾
LATE	2423	2523	4423	4523	xxx	uuu	uuu
LATD	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATC	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATB	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATA ⁽⁵⁾	2423	2523	4423	4523	xxxx xxxx (5)	uuuu uuuu ⁽⁵⁾	uuuu uuuu (5)
PORTE	2423	2523	4423	4523	xxxx	uuuu	uuuu
PORTD	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTB	2423	2523	4423	4523	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA ⁽⁵⁾	2423	2523	4423	4523	xx0x 0000 (5)	uu0u 0000 (5)	uuuu uuuu (5)

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 7.0 "Data EEPROM Memory"**.

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F2423 and PIC18F4423 each have 16 Kbytes of Flash memory and can store up to 8,192 single-word instructions. The PIC18F2523 and PIC18F4523 each have 32 Kbytes of Flash memory and can store up to 16,384 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for PIC18LF2423/2523/ 4423/4523 devices is shown in Figure 5-1.

FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18LF2423/2523/4423/4523 DEVICES



© 2007 Microchip Technology Inc.

5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 5.1.4.1 "Computed GOTO").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The Return Address Stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

5.1.2.1 **Top-of-Stack Access**

Only the top of the Return Address Stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.



FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS

5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 23.1 "Configuration Bits**" for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an
	underflow has the effect of vectoring the
	program to the Reset vector, where the
	stack conditions can be verified and
	appropriate actions can be taken. This is
	not the same as a Reset, as the contents
	of the SFRs are not affected.

5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

REGISTER 5	-I. SINFI	IR. STACK P						
R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾		SP4	SP3	SP2	SP1	SP0	
bit 7							bit	
Legend:		C = Clearable	e bit					
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
bit 7	1 = Stack bec 0 = Stack has	ck Full Flag bit ame full or ove not become function function function function for the second state of th	erflowed all or overflow	red				
bit 6	1 = Stack und	lerflow occurre	d					
bit 5	Unimplemen	ted: Read as '	0'					
bit 4-0	SP4:SP0: Sta	ack Pointer Loc	ation bits					

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

5.1.2.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.1.3 FAST REGISTER STACK

A fast register stack is provided for the STATUS, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1,	FAST	;STATUS, WREG, BSR
		;SAVED IN FAST REGISTER
		; STACK
•		
•		
SUB1 •		
•		
RETURN,	FAST	;RESTORE VALUES SAVED
		;IN FAST REGISTER STACK
1		

5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the Return Address Stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET,	W
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

Тсү0	TCY1	TCY2	TCY3	TCY4	TCY5
1. MOVLW 55h Fetch 1	Execute 1				
2. MOVWF PORTB	Fetch 2	Execute 2			
3. BRA SUB_1		Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (Forced NO	P)		Fetch 4	Flush (NOP)	
5. Instruction @ address SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 5.1.1 "Program Counter").

Figure 5-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. **Section 24.0 "Instruction Set Summary"** provides further details of the instruction set.

			LSB = 1	LSB = 0	Word Address \downarrow
	Program N	lemory			000000h
	Byte Locat	ions \rightarrow			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	L C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

FIGURE 5-4: INSTRUCTIONS IN PROGRAM MEMORY

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note:	See Section 5.6 "PIC18 Instruction
	Execution and the Extended Instruc-
	tion Set" for information on two-word
	instructions in the extended instruction set.

CASE 1:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, R	EG2 ; No, skip this word
1111 0100 0101 0110		; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3	; continue code
CASE 2:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, R	EG2 ; Yes, execute this word
1111 0100 0101 0110		; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3	; continue code

EXAMPLE 5-4: TWO-WORD INSTRUCTIONS

5.3 Data Memory Organization

Note:	The operation of some aspects of data
	memory are changed when the PIC18
	extended instruction set is enabled. See
	Section 5.5 "Data Memory and the
	Extended Instruction Set" for more
	information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each; PIC18LF2423/2523/4423/4523 devices implement all 16 banks. Figure 5-5 shows the data memory organization for the PIC18LF2423/2523/4423/4523 devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2 "Access Bank"** provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-7.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-5 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.



FIGURE 5-5: DATA MEMORY MAP FOR PIC18LF2423/4423 DEVICES



© 2007 Microchip Technology Inc.

FIGURE 5-7: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING POINTS TO 0x02FF)



5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 128 bytes of memory (00h-7Fh) in Bank 0 and the last 128 bytes of memory (80h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow downwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top half of Bank 15 (F80h to FFFh). A list of these registers is given in Table 5-1 and Table 5-2. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18LF2423/2523/4423/4523 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	CCPR2H	F9Ch	(2)
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	CCPR2L	F9Bh	OSCTUNE
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	(2)
FF9h	PCL	FD9h	FSR2L	FB9h	(2)	F99h	(2)
FF8h	TBLPTRU	FD8h	STATUS	FB8h	BAUDCON	F98h	(2)
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	ECCP1DEL ⁽³⁾	F97h	(2)
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS ⁽³⁾	F96h	TRISE ⁽³⁾
FF5h	TABLAT	FD5h	TOCON	FB5h	CVRCON	F95h	TRISD ⁽³⁾
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	HLVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	(2)
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	(2)
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	(2)
FEEh	POSTINC0 ⁽¹⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	(2)
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽³⁾
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽³⁾
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	(2)	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	(2)
FE7h	INDF1 ⁽¹⁾	FC7h	SSPSTAT	FA7h	EECON2 ⁽¹⁾	F87h	(2)
FE6h	POSTINC1 ⁽¹⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	(2)
FE5h	POSTDEC1 ⁽¹⁾	FC5h	SSPCON2	FA5h	(2)	F85h	(2)
FE4h	PREINC1 ⁽¹⁾	FC4h	ADRESH	FA4h	(2)	F84h	PORTE ⁽³⁾
FE3h	PLUSW1 ⁽¹⁾	FC3h	ADRESL	FA3h	(2)	F83h	PORTD ⁽³⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 28-pin devices.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	_	_	Top-of-Stack	Upper Byte (T	OS<20:16>)			0 0000	49, 54
TOSH	Top-of-Stack	High Byte (TO	S<15:8>)						0000 0000	49, 54
TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						0000 0000	49, 54
STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	49, 55
PCLATU	_	—	-	Holding Regi	ster for PC<20	:16>			0 0000	49, 54
PCLATH	Holding Regi	ster for PC<15	:8>	•					0000 0000	49, 54
PCL	PC Low Byte	(PC<7:0>)							0000 0000	49, 54
TBLPTRU	_	—	bit 21	Program Mer	nory Table Poi	nter Upper By	te (TBLPTR<2	20:16>)	00 0000	49, 76
TBLPTRH	Program Mer	nory Table Poi	nter High Byte	e (TBLPTR<15	:8>)				0000 0000	49, 76
TBLPTRL	Program Mer	nory Table Poi	nter Low Byte	(TBLPTR<7:0)>)				0000 0000	49, 76
TABLAT	Program Mer	nory Table Lat	ch						0000 0000	49, 76
PRODH	Product Regi	ster High Byte							xxxx xxxx	49, 89
PRODL	Product Regi	ster Low Byte							xxxx xxxx	49, 89
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	49, 93
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	49, 94
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	49, 95
INDF0	Uses content	s of FSR0 to a	iddress data n	nemory – value	e of FSR0 not	changed (not	a physical reg	ister)	N/A	49, 69
POSTINC0	Uses content	s of FSR0 to a	iddress data m	nemory – value	e of FSR0 pos	t-incremented	(not a physica	al register)	N/A	49, 69
POSTDEC0	Uses content	s of FSR0 to a	iddress data n	nemory – value	e of FSR0 pos	t-decremented	I (not a physic	al register)	N/A	49, 69
PREINC0	Uses content	s of FSR0 to a	iddress data n	nemory – value	e of FSR0 pre-	incremented (not a physical	register)	N/A	49, 69
PLUSW0	Uses content value of FSR	s of FSR0 to a 0 offset by W	iddress data n	nemory – value	e of FSR0 pre-	incremented (not a physical	register) –	N/A	49, 69
FSR0H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 0 I	High Byte	0000	49, 69
FSR0L	Indirect Data	Memory Addr	ess Pointer 0 I	Low Byte					xxxx xxxx	49, 69
WREG	Working Reg	ister							xxxx xxxx	49
INDF1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 not	changed (not	a physical reg	ister)	N/A	49, 69
POSTINC1	Uses content	s of FSR1 to a	iddress data m	nemory – value	e of FSR1 pos	t-incremented	(not a physica	al register)	N/A	49, 69
POSTDEC1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 pos	t-decremented	l (not a physic	al register)	N/A	49, 69
PREINC1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 pre-	incremented (not a physical	register)	N/A	49, 69
PLUSW1	Uses content value of FSR	s of FSR1 to a 1 offset by W	iddress data n	nemory – value	e of FSR1 pre-	incremented (not a physical	register) –	N/A	49, 69
FSR1H	—	—	_	_	Indirect Data	Memory Addr	ess Pointer 1 I	High Byte	0000	50, 69
FSR1L	Indirect Data	Memory Addr	ess Pointer 1 I	Low Byte					xxxx xxxx	50, 69
BSR	—	—		_	Bank Select I	Register			0000	50, 59
INDF2	Uses content	s of FSR2 to a	iddress data n	nemory – value	e of FSR2 not	changed (not	a physical reg	ister)	N/A	50, 69
POSTINC2	Uses content	s of FSR2 to a	iddress data n	nemory – value	e of FSR2 pos	t-incremented	(not a physica	al register)	N/A	50, 69
POSTDEC2	Uses content	s of FSR2 to a	iddress data n	nemory – value	e of FSR2 pos	t-decremented	l (not a physic	al register)	N/A	50, 69
PREINC2	Uses content	s of FSR2 to a	iddress data n	nemory – value	e of FSR2 pre-	incremented (not a physical	register)	N/A	50, 69
PLUSW2	Uses content value of FSR	s of FSR2 to a 2 offset by W	iddress data n	nemory – value	e of FSR2 pre-	incremented (not a physical	register) –	N/A	50, 69
FSR2H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 2 I	High Byte	0000	50, 69
FSR2L	Indirect Data	Memory Addr	ess Pointer 2 I	Low Byte					xxxx xxxx	50, 69
STATUS	_		—	Ν	OV	Z	DC	С	x xxxx	50, 67

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2423/2523/4423/4523)

 $\label{eq:Legend: Legend: Legend: Legend: u = unchanged, -= unimplemented, q = value depends on condition$

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on	Details
The Name	5117	Bit 0	Bit 5	Dit 4	Dit 5	Dit 2	Dit i	Ditt	POR, BOR	on page:
TMR0H	Timer0 Regis	ter High Byte							0000 0000	50, 125
TMR0L	Timer0 Regis	ter Low Byte							xxxx xxxx	50, 125
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	50, 123
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	30, 50
HLVDCON	VDIRMAG	—	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	50, 245
WDTCON	_	—	_	_	_		_	SWDTEN	0	50, 263
RCON	IPEN	SBOREN ⁽¹⁾	—	RI	TO	PD	POR	BOR	0q-1 11q0	42, 48, 102
TMR1H	Timer1 Regis	ter High Byte							xxxx xxxx	50, 131
TMR1L	Timer1 Regis	ter Low Bytes							xxxx xxxx	50, 131
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	50, 127
TMR2	Timer2 Regis	ter							0000 0000	50, 134
PR2	Timer2 Period	d Register							1111 1111	50, 134
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	50, 133
SSPBUF	MSSP Receiv	ve Buffer/Tran	smit Register	I	I				XXXX XXXX	50, 169, 170
SSPADD	MSSP Addre	ss Register in	I ² C [™] Slave N	lode. MSSP B	aud Rate Relo	ad Register in	I ² C Master M	ode.	0000 0000	50, 170
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	50, 162, 171
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	50, 163, 172
SSPCON2	GCEN	ACKSTAT	ACKDT/ ADMSK5	ACKEN/ ADMSK4	RCEN/ ADMSK3	PEN/ ADMSK2	RSEN/ ADMSK1	SEN	0000 0000	50, 173
ADRESH	A/D Result R	egister High B	yte	•			•	•	xxxx xxxx	51, 236
ADRESL	A/D Result R	egister Low By	/te						xxxx xxxx	51, 236
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	51, 227
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0qqq	51, 228
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	51, 229
CCPR1H	Capture/Com	pare/PWM Re	egister 1 High I	Byte					xxxx xxxx	51, 140
CCPR1L	Capture/Com	pare/PWM Re	egister 1 Low E	Byte					xxxx xxxx	51, 140
CCP1CON	P1M1 ⁽²⁾	P1M0 ⁽²⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	51, 139, 147
CCPR2H	Capture/Com	pare/PWM Re	egister 2 High	Byte			•	•	xxxx xxxx	51, 140
CCPR2L	Capture/Com	pare/PWM Re	egister 2 Low E	Byte					XXXX XXXX	51, 140
CCP2CON	—	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	51, 139
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	01-0 0-00	51, 208
ECCP1DEL	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	0000 0000	51, 157
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽²⁾	PSSBD0(2)	0000 0000	51, 157
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	51, 243
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	51, 237
TMR3H		ter High Byte	L	L	1		L	I.	xxxx xxxx	51, 137
TMR3L	Timer3 Regis	• •							xxxx xxxx	51, 137
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	51, 135

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2423/2523/4423/4523) (CONTINUED)

 $\label{eq:legend: Legend: Legend: u = unchanged, -= unimplemented, \ q = value \ depends \ on \ condition$

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

PIC18F2423/2523/4423/4523

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
SPBRGH	EUSART Bau	ud Rate Gener	rator Register	High Byte					0000 0000	51, 210
SPBRG	EUSART Bau	ud Rate Gener	rator Register	Low Byte					0000 0000	51, 210
RCREG	EUSART Red	JSART Receive Register								
TXREG	EUSART Tra	nsmit Registe	r						0000 0000	51, 215
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	51, 206
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	51, 207
EEADR	EEPROM Ad	dress Registe	r						0000 0000	51, 74, 83
EEDATA	EEPROM Da	ta Register							0000 0000	51, 74, 83
EECON2	EEPROM Co	ntrol Register	2 (not a physi	cal register)					0000 0000	51, 74, 83
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	51, 75, 84
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	11-1 1111	52, 101
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	00-0 0000	52, 97
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	00-0 0000	52, 99
IPR1	PSPIP ⁽²⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	52, 100
PIR1	PSPIF ⁽²⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	52, 96
PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	52, 98
OSCTUNE	INTSRC	PLLEN ⁽³⁾	_	TUN4	TUN3	TUN2	TUN1	TUN0	0q-0 0000	27, 52
TRISE ⁽²⁾	IBF	OBF	IBOV	PSPMODE	-	TRISE2	TRISE1	TRISE0	0000 -111	52, 118
TRISD ⁽²⁾	PORTD Data	Direction Cor	ntrol Register	•		•	•	•	1111 1111	52, 114
TRISC	PORTC Data	Direction Cor	ntrol Register						1111 1111	52, 111
TRISB	PORTB Data	Direction Cor	trol Register						1111 1111	52, 108
TRISA	TRISA7 ⁽⁵⁾	TRISA6 ⁽⁵⁾	PORTA Data	Direction Con	trol Register				1111 1111	52, 105
LATE ⁽²⁾	-	—	-	—	—		Latch Registe rite to Data La		xxx	52, 117
LATD ⁽²⁾	PORTD Data	Latch Registe	er (Read and \	Nrite to Data L	atch)	•			xxxx xxxx	52, 114
LATC	PORTC Data	Latch Registe	er (Read and \	Write to Data L	atch)				xxxx xxxx	52, 111
LATB	PORTB Data	Latch Registe	er (Read and V	Write to Data La	atch)				xxxx xxxx	52, 108
LATA	LATA7 ⁽⁵⁾	LATA6 ⁽⁵⁾	PORTA Data	Latch Registe	r (Read and V	Vrite to Data La	atch)		xxxx xxxx	52, 105
PORTE	—	—	_	_	RE3 ⁽⁴⁾	RE2 ⁽²⁾	RE1 ⁽²⁾	RE0 ⁽²⁾	xxxx	52, 117
PORTD ⁽²⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	52, 114
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	52, 111
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	52, 108
PORTA	RA7 ⁽⁵⁾	RA6 ⁽⁵⁾	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000	52, 105

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2423/2523/4423/4523) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 24-2 and Table 24-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
	_	_	N	OV	Z	DC ⁽¹⁾	C ⁽²⁾				
bit 7							bit 0				
Legend:	lahla hit	\A/ \A/ritable	h.it								
R = Readable bit		W = Writable bit '1' = Bit is set		U = Unimplemented bit, read as '0' '0' = Bit is cleared $x = Bit$ is unknown							
-n = Value at POR		1 = Dit 15 56	L								
bit 7-5	Unimplemen	nted: Read as	ʻ0'								
bit 4	N: Negative bit										
		•	rithmetic (2's o	complement). I	t indicates whe	ether the result w	vas				
negative (ALU MSB = 1). 1 = Result was negative 0 = Result was positive											
bit 3	OV: Overflow	/ bit									
		This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit									
 magnitude which causes the sign bit (bit 7 of the result) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 											
bit 2	Z: Zero bit										
	1 = The result of an arithmetic or logic operation is zero										
0 = The result of an arithmetic or logic operation is not zero											
bit 1 DC: Digit Carry/borrow bit ⁽¹⁾ For ADDWF, ADDLW, SUBLW and SUBWF instructions:											
1 = A carry-out from the 4th low-order bit of the result occurred											
0 = No carry-out from the 4th low-order bit of the result											
bit 0 C: Carry/borrow bit ⁽²⁾											
For ADDWF, ADDLW, SUBLW and SUBWF instructions:					occurred						
 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 											
Note 1:	For borrow the po	larity is reverse	ed A subtraction	on is executed	by adding the	2's complement	of the second				
11010 1.		For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second perand. For rotate (RRF, RLF) instructions, this bit is loaded with either bit 4 or bit 3 of the source register.									
2: For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of											
operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order source register.						er bit of the					
	source register.										

REGISTER 5-2: STATUS REGISTER

5.4 Data Addressing Modes

Note:	The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is
	enabled. See Section 5.5 "Data Memory and the Extended Instruction Set" for more information.

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 5.5.1 "Indexed Addressing with Literal Offset**".

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct Addressing mode specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File") or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect Addressing mode allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTINUE			;	YES, continue

5.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on it stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).



© 2007 Microchip Technology Inc.

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remain unchanged.

5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 24.2.1** "Extended Instruction Syntax".
FIGURE 5-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When 'a' = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations 060h to 07Fh (Bank 0) and F80h to FFFh (Bank 15) of data memory.

Locations below 60h are not available in this addressing mode.



When 'a' = 0 and $f \le 5Fh$:

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.

5.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.2 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 5-10. Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before.

5.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 24.2 "Extended Instruction Set**".

FIGURE 5-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING

Example Situation:

ADDWF f, d, a FSR2H:FSR2L = 120h

Locations in the region from the FSR2 Pointer (120h) to the pointer plus 05Fh (17Fh) are mapped to the bottom of the Access RAM (000h-05Fh).

Locations in Bank 0 from 060h to 07Fh are mapped, as usual, to the middle half of the Access Bank.

Special Function Registers at F80h through FFFh are mapped to 80h through FFh, as usual.

Bank 0 addresses below 5Fh can still be addressed by using the BSR.



6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 32 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and places it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5** "**Writing to Flash Program Memory**". Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 6-1: TABLE READ OPERATION



PIC18F2423/2523/4423/4523

FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 23.0 "Special Features of the CPU"**). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow setting the WR bit and beginning a write operation. On power-up, the WREN bit is clear. WREN must be set by code before WR can be set. WREN remains set until cleared by code.

The WRERR bit is set in hardware when the WR bit is set, and cleared when the internal programming timer expires and the write operation is complete. If the write is interrupted for any reason, the WRERR bit remains set.

Note:	During normal operation, the WRERR is read as '1'. This can indicate that a write operation was prematurely terminated by
	a Reset, or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

REGISTER 6-1: EECON1: EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	—	FREE	WRERR ⁽¹⁾	WREN	WR	RD
bit 7 bit 0							

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EEPGD: Flash Program or Data EEPROM Memory Select bit
	1 = Access Flash program memory
	0 = Access data EEPROM memory
bit 6	CFGS: Flash Program/Data EEPROM or Configuration Select bit
	1 = Access Configuration registers
	0 = Access Flash program or data EEPROM memory
bit 5	Unimplemented: Read as '0'
bit 4	FREE: Flash Row Erase Enable bit
	1 = Erase the program memory row addressed by TBLPTR on the next WR command
	(cleared by completion of erase operation)
	0 = Perform write only
bit 3	WRERR: Flash Program/Data EEPROM Error Flag bit ⁽¹⁾
	1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal
	operation, or an improper write attempt)
	0 = The write operation completed
bit 2	WREN: Flash Program/Data EEPROM Write Enable bit
	1 = Allows write cycles to Flash program/data EEPROM
	0 = Inhibits write cycles to Flash program/data EEPROM
bit 1	WR: Write Control bit
	1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle.
	(The operation is self-timed and the bit is cleared by hardware once write is complete.
	The WR bit can only be set (not cleared) in software.)
	0 = Write cycle to the EEPROM is complete
bit 0	RD: Read Control bit
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only
	be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)
	0 = Does not initiate an EEPROM read

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the five LSbs of the Table Pointer register (TBLPTR<4:0>) determine which of the 32 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 17 MSbs of the TBLPTR (TBLPTR<21:5>) determine which program memory block of 32 bytes is written to. For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.

When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 6-1:	TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS	
TADLL 0-1.		

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION



6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time. TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL		Load TBLPTR with the base address of the word
READ_WORD				
_	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP[™] control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

	MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH	; load TBLPTR with the base ; address of the memory block
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

6.5 Writing to Flash Program Memory

The minimum programming block is 16 words or 32 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 32 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 32 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 32 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 32 holding registers before executing a write operation.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the row erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Decrement Table Pointer.
- 7. Write the 32 bytes into the holding registers with pre-increment.
- 8. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - · set WREN to enable byte writes.

- 9. Disable interrupts.
- 10. Write 55h to EECON2.
- 11. Write 0AAh to EECON2.
- 12. Set the WR bit. This will begin the write cycle.
- 13. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 14. Re-enable interrupts.
- 15. Repeat from step 6 for the remaining 32 bytes.
- 16. Verify the memory (table read).

This procedure will require about 6 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 32 bytes in the holding register.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY MOVIW D'64' ; number of bytes in erase block MOVWF COUNTER MOVLW BUFFER ADDR HIGH ; point to buffer MOVWF FSR0H MOVLW BUFFER ADDR LOW MOVWF FSROL MOVLW CODE ADDR UPPER ; Load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVLW CODE ADDR HIGH MOVWF TBLPTRH ; 6 LSB = '0' MOVLW CODE_ADDR_LOW MOVWF TBLPTRL READ BLOCK TBLRD*+ ; read into TABLAT, and inc MOVF TABLAT, W ; get data ; store data MOVWF POSTINCO ; done? DECFSZ COUNTER, F READ BLOCK BRA ; repeat MODIFY WORD DATA_ADDR_HIGH MOVLW ; point to buffer FSROH MOVWF MOVLW DATA ADDR LOW MOVWF FSROL MOVLW NEW DATA LOW ; update buffer word MOVWF POSTINCO MOVLW NEW DATA HIGH MOVWF INDF0 ERASE BLOCK MOVLW CODE ADDR UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block CODE ADDR HIGH MOVLW MOVWF TBLPTRH MOVLW CODE ADDR LOW MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory ; access Flash program memory BCF EECON1, CFGS ; enable write to memory BSF EECON1, WREN BSF INTCON, GIE EECON1, FREE ; enable Row Erase operation BCF ; disable interrupts MOVLW 55h Req MOVWF EECON2 ; write 55h Seq MOVLW 0AAh MOVWF EECON2 ; write OAAh BSF EECON1, WR ; start erase (CPU stall) ; re-enable interrupts BSF INTCON, GIE TBLRD*-; dummy read - decrement pointer BUFFER ADDR HIGH MOVLW ; point to buffer MOVWF FSROH MOVIW BUFFER ADDR LOW MOVWF FSROL WRITE BUFFER BACK1 ; write first 32 bytes to Flash MOVLW D'32' ; number of bytes in holding register MOVWF COUNTER WRITE BYTE TO HREGS1 ; get low byte of buffer data MOVFF POSTINC0,WREG MOVWF ; present data to table latch TABLAT TBLWT+* ; short write to holding ; register using pre-increment DECFSZ COUNTER ; loop until buffers are full BRA WRITE_BYTE_TO_HREGS1

EXAMPI	_E 6-3:	WRITING TO FLA	SH PROGRAM MEMORY (CONTINUED)
PROGRAM	MEMORY1		
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Req	MOVWF	EECON2	; write 55h
Seq	MOVLW	0Aah	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start program (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	BCF	EECON1, WREN	; disable write to memory
WRITE_B	UFFER_BAC	.K2	; write remaining 32 bytes to Flash
	MOVLW	D'32'	; number of bytes in holding register
	MOVWF	COUNTER	
WRITE_B	YTE_TO_HR	EGS2	
	MOVFF	POSTINCO, WREG	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; short write to holding
			; register using pre-increment
	DECFSZ C	COUNTER, F	; loop until buffers are full
	BRA WRIT	'E_BYTE_TO_HREGS2	
PROGRAM	_MEMORY2		
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Req	MOVWF	EECON2	; write 55h
Seq	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start program (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	BCF	EECON1, WREN	; disable write to memory

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against unintended and spurious writes to Flash program memory, the write initiate sequence must be followed. In Example 6-3, the "Required Sequence" acts to protect memory from unintended writes by requiring this very specific sequence of five instructions. This sequence must be executed exactly as shown or the write will not occur.

6.6 Flash Program Operation During Code Protection

Additional protection may be implemented using the code protection features described in Section 23.5 "Program Verification and Code Protection".

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU			bit 21	Program Me	emory Table F	Pointer Uppe	r Byte (TBLP	TR<20:16>)	49
TBPLTRH	Program Me	emory Table	Pointer H	ligh Byte (TE	BLPTR<15:8	>)			49
TBLPTRL	Program Me	emory Table	Pointer L	ow Byte (TE	SLPTR<7:0>))			49
TABLAT	Program Me	emory Table	Latch						49
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
EECON2	EEPROM Control Register 2 (not a physical register)					51			
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	51
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

7.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADR register holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature as well as from chip to chip. Please refer to parameter D122 (Table 26-1 in **Section 26.0 "Electrical Characteristics"**) for exact limits.

7.1 EEADR Register

The EEADR register is used to address the data EEPROM for read and write operations. The 8-bit range of the register can address a memory range of 256 bytes (00h to FFh).

7.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 7-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program Flash or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program Flash memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program Flash memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR
	may read as '1'. This can indicate that a
	write operation was prematurely termi-
	nated by a Reset, or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit can be set but not cleared in software. It is only cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads** and **Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

PIC18F2423/2523/4423/4523

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	—	FREE	WRERR ⁽¹⁾	WREN	WR	RD
bit 7							bit 0
Legend:		S = Settable b	it				
R = Readable	bit	W = Writable k	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 7		-		M Memory Selec	ct bit		
		Flash program n data EEPROM n	•				
bit 6			-	Configuration S	elect hit		
bit o		Configuration re		Configuration C			
		-lash program o	•	OM memory			
bit 5	Unimplemen	nted: Read as 'o)'				
bit 4	FREE: Flash	Row Erase Ena	able bit				
				essed by TBLP	TR on the nex	t WR command	
	(cleared) 0 = Perform	by completion c	of erase oper	ation)			
bit 3		sh Program/Dat	a FEPROM	Error Elag bit(1)			
bit 0		•		inated (any Res	et durina self-	timed programn	ning in normal
		n, or an imprope	•	· ·	et dannig een		
	0 = The write	e operation com	pleted				
bit 2		n Program/Data					
		rite cycles to Fla					
hit 1	WR: Write Co	•	asn program	n/data EEPROM			
bit 1			l orașo/writo	cycle or a progra	am memory er	asa cycla or writ	a cycla
				bit is cleared by			
	The WR	bit can only be	set (not clea	red) in software.		•	
		cle to the EEPR	OM is compl	ete			
bit 0	RD: Read Co						
				es one cycle. RD			
		t initiate an EEP		it cannot be set v	WHEN EEPGD		L.)

REGISTER 7-1: EECON1: EEPROM CONTROL REGISTER 1

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 7-1.

7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit, EEIF, is set. The user may either enable this interrupt or poll this bit. EEIF must be cleared by software.

7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 7-1: DATA EEPROM READ

MOVLW	DATA_EE_ADDR	;	
MOVWF	EEADR	;	Data Memory Address to read
BCF	EECON1, EEPGD	;	Point to DATA memory
BCF	EECON1, CFGS	;	Access EEPROM
BSF	EECON1, RD	;	EEPROM Read
MOVF	EEDATA, W	;	W = EEDATA

EXAMPLE 7-2: DATA EEPROM WRITE

	MOVLW	DATA_EE_ADDR	;
	MOVWF	EEADR	; Data Memory Address to write
	MOVLW	DATA_EE_DATA	;
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BCF	EECON1, CFGS	; Access EEPROM
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BSF	INTCON, GIE	; Enable Interrupts
			; User code execution
	BCF	EECON1, WREN	; Disable writes on write complete (EEIF set)

7.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to **Section 23.0 "Special Features of the CPU"** for additional information.

7.7 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

7.8 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

	CLRF	EEADR	; Start at address 0
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts
			-

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
EEADR	EEPROM A	ddress Regist	er						51
EEDATA	EEPROM Da	ata Register							51
EECON2	EEPROM Control Register 2 (not a physical register)					51			
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	51
IPR2	OSCFIP	CMIP	—	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	—	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.

8.2 Operation

Example 8-1 shows the instruction sequence for an 8×8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MULWF ARG2 ; ARG1 * ARG2 -> ; PRODH:PRODL	MOVF	ARG1, W	;
; PRODH:PRODL	MULWF	ARG2	; ARG1 * ARG2 ->
			; PRODH:PRODL

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY

	ROUTINE	
ARG1, W		
ARG2	; ARG1 * ARG2 ->	
	; PRODH:PRODL	
ARG2, SB	; Test Sign Bit	
PRODH, F	; PRODH = PRODH	
	; - ARG1	
ARG2, W		
ARG1, SB	; Test Sign Bit	
PRODH, F	; PRODH = PRODH	
	; - ARG2	
	ARG2, SB PRODH, F ARG2, W ARG1, SB	ARG1, W ARG2 ; ARG1 * ARG2 -> ; PRODH:PRODL ARG2, SB ; Test Sign Bit PRODH, F ; PRODH = PRODH ; - ARG1 ARG2, W ARG1, SB ; Test Sign Bit PRODH, F ; PRODH = PRODH ; - ARG2

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 32 MHz	@ 32 MHz @ 10 MHz		
	Without hardware multiply	13	69	8.63 μs	27.6 μs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	125 ns	400 ns	1 μs	
Q v Q signad	Without hardware multiply	33	91	11.4 μs	36.4 μs	91 µs	
8 x 8 signed	Hardware multiply	6	6	750 ns	2.4 μs	6 µs	
16 v 16 unsigned	Without hardware multiply	21	242	30.3 μs	96.8 µs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	3.5 μs	11.2 μs	28 µs	
16 v 16 signed	Without hardware multiply	52	254	31.8 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	5.0 μs	16.0 μs	40 µs	

TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

=	ARG1H:ARG1L • ARG2H:ARG2L
=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L)$
	=

EXAMPLE 8-3:

16 x 16 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L->
		; PRODH:PRODL
MOVFF	PRODH, RES1	;
MOVFF	PRODL, RESO	;
;		
MOVF	ARG1H, W	
MULWF	ARG2H	; ARG1H * ARG2H->
		; PRODH:PRODL
MOVFF	PRODH, RES3	;
MOVFF	PRODL, RES2	;
;		
MOVF	ARG1L, W	
MULWF	ARG2H	; ARG1L * ARG2H->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWFC	C RES2, F	;
CLRF	WREG	;
ADDWFC	C RES3, F	;
;		
MOVF	ARG1H, W	;
MULWF	ARG2L	; ARG1H * ARG2L->
		; PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWFC	C RES2, F	;
CLRF	WREG	;
ADDWFC	C RES3, F	;

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		WOL	
	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVEE	PRODH, RES1	
	MOVFF		
		1110022, 11200	,
;	MOVF	ARG1H, W	
	MULWF		; ARG1H * ARG2H ->
	MOLWF	AKGZH	; PRODH:PRODL
	MOUTER		
		PRODH, RES3	
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H ->
			; PRODH:PRODL
	MOVF		;
	ADDWF	RES1, F	; Add cross
		PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
		-	; products
		RES2, F	i
	CLRF		;
		RES3, F	;
;	1100.010	112007 1	,
<i>'</i>	BTESS	ARG2H, 7	; ARG2H:ARG2L neg?
	BRA		; no, check ARG1
	MOVF	ARG1L, W	
	SUBWF	RES2	;
	MOVF	ARG1H, W	;
	SUBWFB		i
	SUDWID	KE00	
;	N ARG1		
510		ARG1H, 7	
			; ARG1H:ARG1L neg?
	BRA	CONT_CODE	; no, done
		ARG2L, W	;
	SUBWF	RES2	;
		ARG2H, W	;
	SUBWFB	RES3	
;			
CON	T_CODE		
	:		
1			

9.0 INTERRUPTS

The PIC18LF2423/2523/4423/4523 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.

PIC18F2423/2523/4423/4523





9.1 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. This feature allows for software polling.

User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt, otherwise, an interrupt will occur as soon as interrupts are enabled.

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit
	<u>When IPEN = 0:</u>
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts When IPEN = <u>1:</u>
	1 = Enables all high priority interrupts
	0 = Disables all interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit
	When IPEN = 0:
	1 = Enables all unmasked peripheral interrupts
	 Disables all peripheral interrupts When IPEN = 1:
	1 = Enables all low priority peripheral interrupts
	0 = Disables all low priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 overflow interrupt
	0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit
	1 = Enables the INTO external interrupt
	0 = Disables the INT0 external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
517 2	1 = TMR0 register has overflowed (must be cleared in software)
	0 = TMR0 register did not overflow
bit 1	INTOIF: INTO External Interrupt Flag bit
	1 = The INT0 external interrupt occurred (must be cleared in software)
	0 = The INT0 external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾
	1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
	0 = None of the RB7:RB4 pins have changed state
NI . 4	

Note 1: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	emented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unk	nown
bit 7		FB Pull-up Ena					
		B pull-ups are			h velves		
1.11.0	-	oull-ups are en	•	•	n values		
bit 6		ternal Interrup	•	Ct Dit			
		on rising edge on falling edge					
bit 5	•	ternal Interrup		st hit			
DIL 5		on rising edge	•				
		on falling edge					
bit 4	INTEDG2: E>	ternal Interrup	t 2 Edge Selec	ct bit			
	1 = Interrupt	on rising edge	C C				
	0 = Interrupt	on falling edge)				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	TMR0IP: TM	R0 Overflow In	terrupt Priority	bit			
	1 = High pric	ority					
	0 = Low prio	rity					
bit 1	Unimplemen	ted: Read as '	0'				
bit 0	RBIP: RB Po	rt Change Inte	rrupt Priority bi	it			
	1 = High pric	,					
	0 = Low prio	rit.					

REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2

enable bit or the global enable bit. This feature allows for software polling. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt, otherwise, an interrupt will occur as soon as interrupts are enabled.

R/W-	1 R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2I	P INT1IP		INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value	e at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	INT2IP: INT2	2 External Inter	rupt Priority bi	t			
	1 = High prior			•			
	0 = Low price	•					
bit 6	INT1IP: INT1	External Inter	rupt Priority bi	t			
	1 = High prio	,					
	0 = Low price	ority					
bit 5	Unimplemer	nted: Read as	0'				
bit 4	INT2IE: INT2	2 External Inter	rupt Enable bi	t			
		the INT2 exter the INT2 exter	•				
bit 3		External Inter		t			
		the INT1 exter	•				
		the INT1 exte					
bit 2	Unimplemer	nted: Read as	0'				
bit 1	INT2IF: INT2	2 External Inter	rupt Flag bit				
				(must be cleared	ed in software)		
		2 external inter	•	ccur			
bit 0		External Inter					
		1 external inter 1 external inter		(must be cleare	ed in software)		
Note:	Interrupt flag bits enable bit or the g					the state of its of	corresponding
	User software sh otherwise, an inte					prior to enabling	g an interrupt,

REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request Flag registers (PIR1 and PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7 PSPIF :	Parallel Slave Port Read/Wri	ite Interrupt Flag bit ⁽¹⁾	

bit 7	PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit ⁽¹⁾
	 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred
bit 6	ADIF: A/D Converter Interrupt Flag bit
	 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete
bit 5	RCIF: EUSART Receive Interrupt Flag bit
	 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The EUSART receive buffer is empty
bit 4	TXIF: EUSART Transmit Interrupt Flag bit
	 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full
bit 3	SSPIF: Master Synchronous Serial Port Interrupt Flag bit
	 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
	<u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
	<u>PWM mode:</u> Unused in this mode.
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow
Note 1.	This hit is unimplemented on 20 nin devices and will read as 'o'

Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	CMIF		EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF
bit 7					•		bit
Legend:							
R = Readable		W = Writable			mented bit, rea		
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkı	nown
bit 7	OSCFIF: OS	scillator Fail Inte	errupt Flag bit				
		oscillator failed		as changed to	INTOSC (must	be cleared in so	oftware)
	0 = Device	clock operating					
bit 6		parator Interrup	-				
		rator input has		t be cleared in	software)		
bit 5		rator input has i ented: Read as	•				
bit 4	-	EEPROM/Flash		ion Interrunt El	ag hit		
DIL 4		te operation is o			-		
		ite operation is r	• •		,		
bit 3	BCLIF: Bus	Collision Interr	upt Flag bit				
		collision occurre	•	ared in softwar	e)		
1.11.0		collision occurr					
bit 2		gh/Low-Voltage			ormined by VD		
		low-voltage con low-voltage con				IRIVIAG DIL, HEV	DCON<7>)
bit 1	-	/R3 Overflow Ir					
		egister overflov			are)		
		register did not o					
bit 0		CP2 Interrupt Fla	ag bit				
	Capture mo	<u>de:</u> 1 register captu	ro occurrod (m	aust he cleared	in coftwara)		
		R1 register capt			in soltware)		
	Compare m	ode:					
		1 register comp			cleared in soft	ware)	
	0 = No IMI PWM mode	R1 register com	pare match oc	currea			
	Unused in the	-					
	5						

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1 and PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-6: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 7		Illel Slave Port F		-	bit ⁽¹⁾		
		the PSP read/v the PSP read/v					
bit 6		onverter Interru	•				
	1 = Enables	the A/D interrup	ot				
	0 = Disables	s the A/D interru	pt				
bit 5		RT Receive Inte	•				
		the EUSART re					
bit 4		s the EUSART r		-			
DIL 4		RT Transmit Intention the EUSART tr	•				
		s the EUSART ti					
bit 3	SSPIE: Mast	ter Synchronous	Serial Port I	nterrupt Enable	e bit		
		the MSSP inter					
		s the MSSP inte	-				
bit 2		P1 Interrupt En					
		the CCP1 inter the CCP1 inter					
bit 1		IR2 to PR2 Mate	•	nable bit			
		the TMR2 to Pl	•				
		s the TMR2 to P		•			
bit 0	TMR1IE: TM	IR1 Overflow Int	errupt Enable	e bit			
		the TMR1 over					
	0 = Disables	s the TMR1 over	rflow interrup	t			

Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIE	CMIE	—	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
				•.			
bit 7		cillator Fail Inter	rrupt Enable b	Dit			
	1 = Enabled 0 = Disabled						
bit 6		arator Interrupt	Enable bit				
	1 = Enabled						
	0 = Disabled						
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	EEIE: Data E	EPROM/Flash	Write Operati	ion Interrupt Er	nable bit		
	1 = Enabled						
	0 = Disabled						
bit 3		Collision Interru	pt Enable bit				
	1 = Enabled 0 = Disabled						
bit 2		h/Low-Voltage I	Detect Interru	nt Enable bit			
DIT Z	1 = Enabled	T/LOW-Voltage					
	0 = Disabled						
bit 1	TMR3IE: TM	R3 Overflow Int	errupt Enable	e bit			
	1 = Enabled						
	0 = Disabled						
bit 0		P2 Interrupt En	able bit				
	1 = Enabled						
	0 = Disabled						

REGISTER 9-7: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1 and IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-8: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
bit 7							bit 0
Legend:	L 14		L 14	11 Unimeda		l (0)	
R = Readable		W = Writable		-	mented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	PSPIP: Parall	lel Slave Port F	Read/Write Int	terrupt Priority	bit ⁽¹⁾		
	1 = High prio						
	0 = Low prior	•					
bit 6	ADIP: A/D Co	onverter Interru	pt Priority bit				
	1 = High prio						
	0 = Low prior	•					
bit 5		RT Receive Inte	errupt Priority	bit			
	1 = High prio						
bit 4	0 = Low prior	-	orrupt Driarity	/ h.it			
DIL 4		RT Transmit Inte	епирі Рпопіу	DI			
	1 = High prio 0 = Low prior						
bit 3	-	er Synchronous	Serial Port I	nterrupt Priority	v bit		
	1 = High prio	•					
	0 = Low prior						
bit 2	CCP1IP: CCF	P1 Interrupt Pri	ority bit				
	1 = High prio	rity					
	0 = Low prior	•					
bit 1		R2 to PR2 Mate	ch Interrupt P	riority bit			
	1 = High prio						
bit 0	0 = Low prior	R1 Overflow Int	errunt Priorit	v hit			
	1 = High prio		enupt Frionty	y Dit			
	1 = 1 light prior 0 = Low prior	•					

Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.

REGISTER 9-9:	IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
OSCFIP	CMIP		EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP				
bit 7	·						bit 0				
Lonondi											
Legend: R = Readable	hit	W = Writable	hit	II – Unimplor	nented bit, rea	d ac '0'					
-n = Value at		'1' = Bit is se		0 = 0 in the formula $0' = 0$ bit is cle		x = Bit is unkr					
	FOR	1 = Dit 15 50	L		areu						
bit 7	OSCFIP: Os	cillator Fail Inte	rrupt Priority b	bit							
	1 = High priority										
	0 = Low prio	rity									
bit 6	=	arator Interrup	Priority bit								
	1 = High priority										
	0 = Low prio	•									
bit 5 Unimplemented: Read as '0'											
bit 4	EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit										
	1 = High priority										
bit 3	0 = Low priority										
bit 5	BCLIP: Bus Collision Interrupt Priority bit										
	1 = High priority 0 = Low priority										
bit 2		•	Detect Interru	pt Priority bit							
	HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority										
	0 = Low priority										
bit 1	TMR3IP: TMR3 Overflow Interrupt Priority bit										
	1 = High priority										
	0 = Low prio	-									
bit 0		P2 Interrupt Pr	ority bit								
	1 = High price	•									
	0 = Low prio	rity									

9.5 RCON Register

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

The operation of the SBOREN bit and the Reset flag bits is discussed in more detail in **Section 4.1 "RCON Register"**.

REGISTER 9-10: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	—	RI	ТО	PD	POR	BOR
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit
	 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6	SBOREN: BOR Software Enable bit ⁽¹⁾
	For details of bit operation, see Register 4-1.
bit 5	Unimplemented: Read as '0'
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 4-1.
bit 3	TO: Watchdog Time-out Flag bit
	For details of bit operation, see Register 4-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 4-1.
bit 1	POR: Power-on Reset Status bit ⁽²⁾
	For details of bit operation, see Register 4-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 4-1.

Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'. See Register 4-1 for additional information.

2: The actual Reset value of POR is determined by the type of device Reset. See Register 4-1 for additional information.

9.6 **INTn Pin Interrupts**

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxIE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 **Context Saving During Interrupts**

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see Section 5.3 "Data Memory Organization"), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE	9-1:	SAVING STATUS, WREC	3 /	AND BSR REGISTERS IN RAM	
MOVWF MOVFF	W_TEMP STATUS,	STATUS TEMP		W_TEMP is in virtual bank STATUS TEMP located anywhere	
MOVFF	BSR, BSH	R_TEMP	;	BSR_TMEP located anywhere	
;					
; USER IS	R CODE				
;					
MOVFF	BSR_TEM	P, BSR	;	Restore BSR	
MOVF	W_TEMP,	W	;	Restore WREG	
MOVFF	STATUS_T	TEMP, STATUS	;	Restore STATUS	

NOTES:

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.



10.1 PORTA, TRISA and LATA Registers

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the Configuration register (see **Section 23.1 "Configuration Bits**" for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The RA5/AN4/SS/HLVDIN/C2OUT pin is also used by the MSSP module as a digital input. For this purpose, the pin must be configured as digital in ADCON1, and TRISA<5> must be set.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs, the comparator voltage reference output and the HLVD analog input. The operation of pins RA3:RA0 and RA5 as analog inputs is selected by clearing or setting the control bits in the ADCON1 register (A/D Control Register 1).

Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RA3:RA0 as digital inputs, it is also necessary to turn off the comparators.

Note: On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 10-1: INITIALIZING PORTA

	-	
CLRF	PORTA	; Initialize PORTA by
		; clearing output
		; data latches
CLRF	LATA	; Alternate method
		; to clear output
		; data latches
MOVLW	07h	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVWF	07h	; Configure comparators
MOVWF	CMCON	; for digital input
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<3:0> as inputs
		; RA<5:4> as outputs
		-

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RA0/AN0	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.
		1	I	TTL	PORTA<0> data input; disabled when analog input enabled.
	AN0	1	Ι	ANA	A/D input channel 0 and Comparator C1- input. Default input configuration on POR; does not affect digital output.
RA1/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.
		1	Ι	TTL	PORTA<1> data input; disabled when analog input enabled.
	AN1	1	Ι	ANA	A/D input channel 1 and Comparator C2- input. Default input configuration on POR; does not affect digital output.
RA2/AN2/ Vref-/CVref	RA2	0	0	DIG	LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled.
		1	Ι	TTL	PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled.
	AN2	1	Ι	ANA	A/D input channel 2 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.
	VREF-	1	Ι	ANA	A/D and comparator voltage reference low input.
	CVREF	x	0	ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.
RA3/AN3/VREF+	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.
		1	Ι	TTL	PORTA<3> data input; disabled when analog input enabled.
	AN3	1	Ι	ANA	A/D input channel 3 and Comparator C1+ input. Default input configuration on POR.
	Vref+	1	Ι	ANA	A/D and comparator voltage reference high input.
RA4/T0CKI/C1OUT	RA4	0	0	DIG	LATA<4> data output.
		1	I	ST	PORTA<4> data input; default configuration on POR.
	TOCKI	1	I	ST	Timer0 clock input.
	C10UT	0	0	DIG	Comparator 1 output; takes priority over port data.
RA5/AN4/SS/	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.
HLVDIN/C2OUT		1	Ι	TTL	PORTA<5> data input; disabled when analog input enabled.
	AN4	1	Ι	ANA	A/D input channel 4. Default configuration on POR.
	SS	1	I	TTL	Slave select input for MSSP (MSSP module).
	HLVDIN	1	I	ANA	High/Low-Voltage Detect external trip point input.
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.
OSC2/CLKO/RA6	OSC2	x	0	ANA	Main oscillator feedback output connection (XT, HS and LP modes).
	CLKO	х	0	DIG	System cycle clock output (FOSC/4) in RC, INTIO1 and EC Oscillator modes.
	RA6	0	0	DIG	LATA<6> data output. Enabled in RCIO, INTIO2 and ECIO modes only
		1	Ι	TTL	PORTA<6> data input. Enabled in RCIO, INTIO2 and ECIO modes only.
OSC1/CLKI/RA7	OSC1	x	Ι	ANA	Main oscillator input connection.
	CLKI	x	I	ANA	Main clock input connection.
	RA7	0	0	DIG	LATA<7> data output. Disabled in external oscillator modes.
		1	I	TTL	PORTA<7> data input. Disabled in external oscillator modes.

TABLE 10-1: PORTA I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	52		
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	PORTA Da	PORTA Data Latch Register (Read and Write to Data Latch)							
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	PORTA Data Direction Control Register							
ADCON1		—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51		
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	51		
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51		

 TABLE 10-2:
 SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	0Fh	; Set RB<4:0> as
MOVWF	ADCON1	; digital I/O pins
		; (required if config bit
		; PBADEN is set)
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on pull-ups for all digital input pins. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as a digital output or an analog input. The pull-ups are disabled on a Power-on Reset.

Note: On a Power-on Reset, RB4:RB0 are configured as analog inputs by default and read as '0'; RB7:RB5 are configured as digital inputs.

By programming the Configuration bit, PBADEN, RB4:RB0 will alternatively be configured as digital inputs on POR. Four of the PORTB pins (RB7:RB4) have an interrupton-change feature, also known as a Keyboard Interrupt (KBI3:KBI0). Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from the Sleep mode, or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction).
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the Configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module (CCP2MX = 0).

RB7:RB5 are used during device programming as PGD:PGC:PGM pins, respectively. See Section 23.7 "In-Circuit Serial Programming", Section 23.8 "In-Circuit Debugger" and Section 23.9 "Single-Supply ICSP Programming" for details.

RB2:RB0 offer external interrupt inputs (INT2:INT0, respectively). See **Section 9.6** "**INTn Pin Interrupts**" for details.

RB0 offers an input (FLT0) for use when ECCP1 is using an external Fault input to disable ECCP1 Faults. See **Section 16.4.7 "Enhanced PWM Auto-Shutdown"** for details.

Pin	Function	TRIS Setting	I/O	I/O Type	Description			
RB0/INT0/FLT0/	RB0	0	0	DIG	LATB<0> data output; not affected by analog input.			
AN12		1	I	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾			
	INT0	1	Ι	ST	External interrupt 0 input.			
	FLT0	1	Ι	ST	Enhanced PWM Fault input (ECCP1 module); enabled in software.			
	AN12	1	Ι	ANA	A/D input channel 12. ⁽¹⁾			
RB1/INT1/AN10	RB1	0	0	DIG	LATB<1> data output; not affected by analog input.			
		1	I	TTL	PORTB<1> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾			
	INT1	1	Ι	ST	External Interrupt 1 input.			
	AN10	1	Ι	ANA	A/D input channel 10. ⁽¹⁾			
RB2/INT2/AN8	RB2	0	0	DIG	LATB<2> data output; not affected by analog input.			
		1	I	TTL	PORTB<2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾			
	INT2	1	Ι	ST	External interrupt 2 input.			
	AN8	1	Ι	ANA	A/D input channel 8. ⁽¹⁾			
RB3/AN9/CCP2	RB3	0	0	DIG	LATB<3> data output; not affected by analog input.			
		1	I	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾			
	AN9	1	Ι	ANA	A/D input channel 9. ⁽¹⁾			
	CCP2 ⁽²⁾	0	0	DIG	CCP2 compare and PWM output.			
		1	I	ST	CCP2 capture input			
RB4/KBI0/AN11	RB4	0	0	DIG	LATB<4> data output; not affected by analog input.			
		1	I	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾			
	KBI0	1	Ι	TTL	Interrupt-on-pin change.			
	AN11	1	Ι	ANA	A/D input channel 11. ⁽¹⁾			
RB5/KBI1/PGM	RB5	0	0	DIG	LATB<5> data output.			
		1	Ι	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.			
	KBI1	1	Ι	TTL	Interrupt-on-pin change.			
	PGM	x	Ι	ST	Single-Supply Programming mode entry (ICSP [™]). Enabled by LVP Configuration bit; all other pin functions disabled.			
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.			
		1	Ι	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.			
	KBI2	1	Ι	TTL	Interrupt-on-pin change.			
	PGC	x	Ι	ST	Serial execution (ICSP™) clock input for ICSP and ICD operation. ⁽³			
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.			
		1	Ι	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.			
	KBI3	1	Ι	TTL	Interrupt-on-pin change.			
	PGD	x	0	DIG	Serial execution data output for ICSP and ICD operation. ⁽³⁾			
		x	1	ST	Serial execution data input for ICSP and ICD operation. ⁽³⁾			

TABLE 10-3: PORTB I/O SUMMARY

Legend:DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output;
x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Configuration on POR is determined by the PBADEN Configuration bit. Pins are configured as analog inputs by default when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is '0'. Default assignment is RC1.

3: All other pin functions are disabled when ICSP or ICD are enabled.

TABLE 10-4:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	52
LATB	PORTB Data Latch Register (Read and Write to Data Latch)								
TRISB	PORTB Dat	a Direction C	ontrol Regi	ster					52
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP	-	RBIP	49
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF	49
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). The pins have Schmitt Trigger input buffers. RC1 is normally configured by Configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

RC7 and RC6 are used by the EUSART (Section 18.0 "Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)"). RC5, RC4 and RC3 are used by the MSSP (Section 17.0 "Master Synchronous Serial Port (MSSP) Module"). RC2 is used by ECCP1 (Section 16.0 "Enhanced Capture/ Compare/PWM (ECCP) Module"). RC1 and RC0 are used by the Timer1 oscillator (Section 12.3 "Timer1 Oscillator"). RC0 may also function as a clock input for Timer1 and Timer3 (Section 12.0 "Timer1 Module" and Section 14.0 "Timer3 Module", respectively). RC1 may also be used by CCP2 (Section 15.0 "Capture/ Compare/PWM (CCP) Modules") depending on the Configuration CCP2MX (Register 23-4, bit, CONFIG3H).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for additional information.

Note:	On a Power-on Reset, these pins are							
	configured as digital inputs.							

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 10-3:	INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

Pin	Function	TRIS Setting	I/O	l/O Type	Description
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.
T13CKI		1	I	ST	PORTC<0> data input.
	T1OSO	x	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T13CKI	1	Ι	ST	Timer1/Timer3 counter input.
RC1/T1OSI/CCP2	RC1	0	LATC<1> data output.		
		1	Ι	ST	PORTC<1> data input.
	T1OSI	x	Ι	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 ⁽¹⁾	0	0	DIG	CCP2 compare and PWM output; takes priority over port data.
		1	I	ST	CCP2 capture input.
RC2/CCP1/P1A	RC2	0	0	DIG	LATC<2> data output.
		1	I	ST	PORTC<2> data input.
	CCP1	0	0	DIG	ECCP1 compare or PWM output; takes priority over port data.
		1	I	ST	ECCP1 capture input.
	P1A ⁽²⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.
RC3/SCK/SCL	RC3	0	0	DIG	LATC<3> data output.
		1	I	ST	PORTC<3> data input.
	SCK	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.
		1	I	ST	SPI clock input (MSSP module).
	SCL	0	0	DIG	I ² C [™] clock output (MSSP module); takes priority over port data.
		1	Ι	I ² C/SMB	I ² C clock input (MSSP module); input type depends on module setting.
RC4/SDI/SDA	RC4	0	0	DIG	LATC<4> data output.
		1	Ι	ST	PORTC<4> data input.
	SDI	1	Ι	ST	SPI data input (MSSP module).
	SDA	1	0	DIG	I ² C data output (MSSP module); takes priority over port data.
		1	Ι	I ² C/SMB	I ² C data input (MSSP module); input type depends on module setting.
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.
		1	Ι	ST	PORTC<5> data input.
	SDO	0	0	DIG	SPI data output (MSSP module); takes priority over port data.
RC6/TX/CK	RC6	0	0	DIG	LATC<6> data output.
		1	I	ST	PORTC<6> data input.
	ТХ	1	0	DIG	Asynchronous serial transmit data output (EUSART module); takes priority over port data. User must configure as output.
	СК	1	0	DIG	Synchronous serial clock output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial clock input (EUSART module).
RC7/RX/DT	RC7	0	0	DIG	LATC<7> data output.
		1	I	ST	PORTC<7> data input.
	RX	1	I	ST	Asynchronous serial receive data input (EUSART module).
	DT	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
		1	I	ST	Synchronous serial data input (EUSART module). User must configure as an input.

TABLE 10-5: PORTC I/O SUMMARY

Legend:DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. Alternate assignment is RB3.

2: Enhanced PWM output is available only on PIC18F4523 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	52
LATC	PORTC Data Latch Register (Read and Write to Data Latch)								
TRISC	PORTC Da	ata Directior	n Control Re	egister					52

TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

10.4 PORTD, TRISD and LATD Registers

Note:	PORTD	is	only	available	on	40/44-pin
	devices.					

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Three of the PORTD pins are multiplexed with outputs P1B, P1C and P1D of the Enhanced CCP module. The operation of these additional PWM output pins is covered in greater detail in Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Note:	On a Power-on Reset, these pins are
	configured as digital inputs.

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 10.6 "Parallel Slave Port"** for additional information on the Parallel Slave Port (PSP).

Note:	When the Enhanced PWM mode is used with either dual or quad outputs, the PSP
	functions of PORTD are automatically disabled.

EXAMPLE 10-4:	INITIALIZING PORTD

CLRF	PORTD	;	Initialize PORTD by
		;	clearing output
		;	data latches
CLRF	LATD	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0CFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISD	;	Set RD<3:0> as inputs
		;	RD<5:4> as outputs
		;	RD<7:6> as inputs

TABLE 10-7:		TRIS		I/O	
Pin	Function	Setting	I/O	Туре	Description
RD0/PSP0	RD0	0	0	DIG	LATD<0> data output.
		1	Ι	ST	PORTD<0> data input.
	PSP0	x	0	DIG	PSP read data output (LATD<0>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
RD1/PSP1	1 I ST PORTD<1> data input.			LATD<1> data output.	
		1	Ι	ST	PORTD<1> data input.
	PSP1	x	0	DIG	PSP read data output (LATD<1>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
RD2/PSP2	RD2	0	0	DIG	LATD<2> data output.
		1	I	ST	PORTD<2> data input.
	PSP2	x	0	DIG	PSP read data output (LATD<2>); takes priority over port data.
		x	I	TTL	PSP write data input.
RD3/PSP3	RD3	0	0	DIG	LATD<3> data output.
		1	Ι	ST	PORTD<3> data input.
	PSP3	x	0	DIG	PSP read data output (LATD<3>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
RD4/PSP4	RD4	0	0	DIG	LATD<4> data output.
		1	Ι	ST	PORTD<4> data input.
	PSP4	x	0	DIG	PSP read data output (LATD<4>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
RD5/PSP5/P1B	RD5	0	0	DIG	LATD<5> data output.
		1	I	ST	PORTD<5> data input.
	PSP5	x	0	DIG	PSP read data output (LATD<5>); takes priority over port data.
		x	I	TTL	PSP write data input.
	P1B	0	0	DIG	ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD6/PSP6/P1C	RD6	0	0	DIG	LATD<6> data output.
		1	Ι	ST	PORTD<6> data input.
	PSP6	x	0	DIG	PSP read data output (LATD<6>); takes priority over port data.
		x	I	TTL	PSP write data input.
	P1C	0	0	DIG	ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD7/PSP7/P1D	RD7	0	0	DIG	LATD<7> data output.
		1	Ι	ST	PORTD<7> data input.
	PSP7	x	0	DIG	PSP read data output (LATD<7>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.

TABLE 10-7: PORTD I/O SUMMARY⁽¹⁾

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: These registers and/or bits are not implemented on 28-pin devices.

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD⁽¹⁾

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	52		
LATD	PORTD Da	ta Latch Re	gister (Rea	d and Write t	o Data Latc	h)			52		
TRISD	PORTD Da	PORTD Data Direction Control Register									
TRISE	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0	52		
CCP1CON	P1M1 ⁽¹⁾	P1M0 ⁽¹⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

Note 1: These registers and/or bits are not implemented on 28-pin devices.

10.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC18LF2423/2523/4423/ 4523 device selected, PORTE is implemented in two different ways.

For 40/44-pin devices, PORTE is a 4-bit wide port. Three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/ AN7) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	On a		Power-on	Reset,	RE2:RE0	are
	con	figu	ired as anal	log input	s.	

The upper four bits of the TRISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 10-1.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register, read and write the latched output value for PORTE.

The fourth pin of PORTE ($\overline{\text{MCLR}}/\text{VPP}/\text{RE3}$) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RE3 is enabled as										
	a digital input only if Master Clear										
	functionality is disabled.										

EXAMPLE 10-5: INITIALIZING PORTE

		-	
CLRF	PORTE	;	Initialize PORTE by
		;	clearing output
		;	data latches
CLRF	LATE	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0Ah	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVLW	03h	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISE	;	Set RE<0> as inputs
		;	RE<1> as outputs
		;	RE<2> as inputs

10.5.1 PORTE IN 28-PIN DEVICES

For 28-pin devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1					
IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0					
bit 7							bit					
Legend:												
R = Readabl		W = Writable		•	mented bit, rea							
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	eared	x = Bit is unkr	nown					
bit 7	•	uffer Full Statu										
		has been receiv has been rece	ed and waiting	to be read by	the CPU							
bit 6												
		t Buffer Full Sta		hu written wor	J							
	 1 = The output buffer still holds a previously written word 0 = The output buffer has been read 											
bit 5	•			Microprocess	or mode)							
on o	IBOV: Input Buffer Overflow Detect bit (in Microprocessor mode) 1 = A write occurred when a previously input word has not been read (must be cleared in software)											
	0 = No overflow occurred											
bit 4	PSPMODE: Parallel Slave Port Mode Select bit											
	1 = Parallel Slave Port mode											
	0 = General purpose I/O mode											
bit 3	Unimpleme	nted: Read as	ʻ0 '									
bit 2	TRISE2: RE	2 Direction Co	ntrol bit									
	1 = Input											
	0 = Output											
bit 1	TRISE1: RE1 Direction Control bit											
	1 = Input											
1.11.0												
bit 0		0 Direction Co	ntrol bit									
	1 = Input 0 = Output											

REGISTER 10-1: TRISE REGISTER (40/44-PIN DEVICES ONLY)

Pin	Function	TRIS Setting	I/O	I/O Type	Description				
RE0/RD/AN5	RE0	0	0	I ST PORTE<0> data input; disabled when analog input er					
		1	I	ST	PORTE<0> data input; disabled when analog input enabled.				
	RD	1	I	TTL	PSP read enable input (PSP enabled).				
	AN5	1	I	ANA	A/D input channel 5; default input configuration on POR.				
RE1/WR/AN6	RE1	0	0	DIG	LATE<1> data output; not affected by analog input.				
		1	I	ST	PORTE<1> data input; disabled when analog input enabled.				
	WR	1	I	TTL	PSP write enable input (PSP enabled).				
	AN6	1	I	ANA	A/D input channel 6; default input configuration on POR.				
RE2/CS/AN7			LATE<2> data output; not affected by analog input.						
		1	I	ST	PORTE<2> data input; disabled when analog input enabled.				
	CS	1	I	TTL	PSP write enable input (PSP enabled).				
	AN7	1	I	ANA	A/D input channel 7; default input configuration on POR.				
MCLR/VPP/RE3 ⁽¹⁾	MCLR	—	I	ST	External Master Clear input; enabled when MCLRE Configuration bit is set.				
	Vpp	—	Ι	ANA	High-voltage detection; used for ICSP [™] mode entry detection. Always available, regardless of pin mode.				
	RE3	(2)	Ι	ST	PORTE<3> data input; enabled when MCLRE Configuration bit is clear.				

TABLE 10-9: PORTE I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: RE3 is available on both 28-pin and 40/44-pin devices. All other PORTE pins are only implemented on 40/44-pin devices.

2: RE3 does not have a corresponding TRIS bit to control data direction.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page					
PORTE	_			—	RE3 ^(1,2)	RE2	RE1	RE0	52					
LATE ⁽²⁾	—	—	_	—	_	PORTE Data Latch Register (Read and Write to Data Latch)			52					
TRISE	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0	52					
ADCON1		_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51					

TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are implemented only when PORTE is implemented (i.e., 40/44-pin devices).

10.6 Parallel Slave Port

Note:	The Parallel Slave Port is only available on
	40/44-pin devices.

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 10-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation as long as the Enhanced CCP module is not operating in Dual Output or Quad Output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit, PSPMODE, enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port Configuration bits, PFCG3:PFCG0 (ADCON1<3:0>), must also be set to a value in the range of '1010' through '1111'.

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is clear. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown in Figure 10-3 and Figure 10-4, respectively.





PIC18F2423/2523/4423/4523



FIGURE 10-4: PARALLEL SLAVE PORT READ WAVEFORMS



TABLE 10-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	52
PORTD Data Latch Register (Read and Write to Data Latch)								52
PORTD Data Direction Control Register								52
_			_	RE3	RE2	RE1	RE0	52
—	—	—	—	—		52		
IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	52
GIE/GIEH	PEIE/GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	49
PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51
	RD7 PORTD Da PORTD Da — IBF GIE/GIEH PSPIF PSPIE	RD7 RD6 PORTD Data Latch Reg PORTD Data Direction (Control Data	RD7RD6RD5PORTD Data Latch Register (ReadPORTD Data Direction Control Reg——————IBFOBFIBFOBFIBFPEIE/GIELTMR0IFPSPIFADIFRCIEPSPIPADIPRCIP	RD7RD6RD5RD4PORTD Data Latch Register (Read and Write to PORTD Data Direction Control Register—————————————IBFOBFIBOVPSPMODEGIE/GIEHPEIE/GIELTMR0IFINT0IEPSPIFADIFRCIFTXIFPSPIPADIPRCIPTXIP	RD7RD6RD5RD4RD3PORTD Data Latch Register (Read and Write to Data Latch) PORTD Data Direction Control RegisterRE3————RE3————RE3————RE3IBFOBFIBOVPSPMODE—GIE/GIEHPEIE/GIELTMR0IFINT0IERBIEPSPIFADIFRCIFTXIFSSPIFPSPIEADIERCIETXIESSPIEPSPIPADIPRCIPTXIPSSPIP	RD7RD6RD5RD4RD3RD2PORTD Data Latch Register (Read and Write to Data Latch)PORTD Data Direction Control Register———RE3RE2———RE3RE2———RE3RE2GIE/GIEHPOBFIBOVPSPMODE—TRISE2GIE/GIEHPEIE/GIELTMR0IFINT0IERBIETMR0IFPSPIFADIFRCIFTXIFSSPIFCCP1IFPSPIPADIPRCIPTXIPSSPIPCCP1IP	RD7RD6RD5RD4RD3RD2RD1PORTD Data Latch Register (Read and Write to Data Latch)PORTD Data Direction Control Register———RE3RE2RE1———RE3RE2RE1———RE3RE2RE1Image: Second Control RegisterImage: Second Control Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control Control Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control Control Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control Control Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control Control Control Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control Control Control Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Control RegisterImage: Second Contro	RD7RD6RD5RD4RD3RD2RD1RD0PORTD Data Latch Register (Read and Write to Data Latch)PORTD Data Direction Control RegisterRE3RE2RE1RE0RE3RE2RE1RE0RE3RE2RE1RE0RE3RE2RE1RE0RE3RE2RE1RE0RE3RE2RE1RE0RE3RE2RE1RE0RE3RE2RE1RE0RE3RE2RE1RE0RE3RE2RE1RE0RE3RE2RE1RE0PORTE Data Latch Register (Read and Write to Data Latch)IBFOBFIBOVPSPMODETRISE2TRISE1GIE/GIEHPEIE/GIELTMR0IFINT0IERBIETMR0IFINT0IFPSPIFADIFRCIFTXIFSSPIFCCP1IFTMR2IETMR1IFPSPIPADIPRCIPTXIPSSPIPCCP1IPTMR2IPTMR1IP

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

NOTES:

11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- Interrupt-on-overflow

The T0CON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

Legend:									
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	TMR0ON:	Timer0 On/Off Control bit							
	1 = Enable								
	0 = Stops								
bit 6	T08BIT : Ti	mer0 8-Bit/16-Bit Control bit	t						
) is configured as an 8-bit tir							
	0 = Timer() is configured as a 16-bit tir	mer/counter						
bit 5	TOCS: Tim	ner0 Clock Source Select bit							
		= Transition on T0CKI pin							
		al instruction cycle clock (CL	•						
bit 4	TOSE: Tim	er0 Source Edge Select bit							
		nent on high-to-low transitior	•						
		nent on low-to-high transitior	·						
bit 3	PSA: Time	er0 Prescaler Assignment bi	t						
		1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.							
			er0 clock input comes from pr	escaler output.					
bit 2-0	T0PS2:T0	PS0: Timer0 Prescaler Sele	ect bits						
		111 = 1:256 Prescale value							
		110 = 1:128 Prescale value							
		4 Prescale value 2 Prescale value							
		6 Prescale value							
	011 = 1.10 010 = 1.8								
		Prescale value							
	000 = 1:2	Prescale value							

11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the TOCS bit (TOCON<5>). In Timer mode (TOCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see **Section 11.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

11.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)



FIGURE 11-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

11.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page					
TMR0L	Timer0 Reg	Timer0 Register Low Byte												
TMR0H	Timer0 Reg	Timer0 Register High Byte												
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49					
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	50					
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	ta Direction	Control Re	gister		TRISA7 ⁽¹⁾ TRISA6 ⁽¹⁾ PORTA Data Direction Control Register						

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: Shaded cells are not used by Timer0.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

12.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

Legend:								
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	, read as '0'				
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7	-	6-Bit Read/Write Mode Enab						
		bles register read/write of Ti bles register read/write of Ti	•					
bit 6	T1RUN:	Timer1 System Clock Status	s bit					
		rice clock is derived from Tim						
		rice clock is derived from and						
bit 5-4		S1:T1CKPS0: Timer1 Input C	Clock Prescale Select bits					
	11 = 1:8 Prescale value 10 = 1:4 Prescale value							
	01 = 1.2 Prescale value							
	00 = 1:1 Prescale value							
bit 3	T1OSCEN: Timer1 Oscillator Enable bit							
	1 = Timer1 oscillator is enabled							
	• • • • • • • • • • • • • • • • • • • •	er1 oscillator is shut off	naciotar ano turno de ff to elimin	ata navyar drain				
h it 0		-	resistor are turned off to elimin	late power drain.				
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Select bit							
	When TMR1CS = 1: 1 = Do not synchronize external clock input							
		chronize external clock input						
	When TMR1CS = 0:							
	This bit i	s ignored. Timer1 uses the in	nternal clock when TMR1CS =	:0.				
bit 1	TMR1CS: Timer1 Clock Source Select bit							
		•	DSO/T13CKI (on the rising edg	ge)				
		rnal clock (Fosc/4)						
bit 0		N: Timer1 On bit						
		bles Timer1						

12.1 Timer1 Operation

Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input (T13CKI) or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T10SO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.



FIGURE 12-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



12.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

12.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz tuning fork style crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR



TABLE 12-1:CAPACITOR SELECTION FOR
THE TIMER OSCILLATOR

Osc Type	Freq	C1	C2
LP (CL = 12.6 pF)	32 kHz	18 pF ⁽¹⁾	18 pF ⁽¹⁾
LP (CL = 6.0 pF)	32 kHz	6 pF ⁽¹⁾	6 pF ⁽¹⁾

- Note 1: Microchip suggests these values as a starting point in validating the oscillator circuit.
 2: Since each resonator/crystal has its own characteristics, the user should consult
 - characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **3:** Capacitor values are for design guidance only.

12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 3.0** "**Power-Managed Modes**".

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

12.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC Configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.

12.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

FIGURE 12-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

12.5 Resetting Timer1 Using the CCP Special Event Trigger

If either of the CCP modules is configured to use Timer1 and generate a Special Event Trigger in Compare mode (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer1. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Trigger**" for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note:	The Special Event Triggers from the CCP						
	modules will not set the TMR1IF interrupt						
	flag bit (PIR1<0>).						

12.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.3 "Timer1 Oscillator"** above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1CON	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	CLRF	hours	; Reset hours
	RETURN		; Done

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TMR1L	Timer1 Register Low Byte								
TMR1H	Timer1 Register High Byte								
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	50

Legend: Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

NOTES:

13.0 TIMER2 MODULE

The Timer2 module timer incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-3	T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits
	0000 = 1:1 Postscale
	0001 = 1:2 Postscale
	•
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

13.2 **Timer2 Interrupt**

Timer2 also can generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

13.3 **Timer2 Output**

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 17.0 "Master Synchronous Serial Port (MSSP) Module".



TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TMR2	2 Timer2 Register							50	
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
PR2	2 Timer2 Period Register							50	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

14.0 TIMER3 MODULE

The Timer3 module timer/counter incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Module Reset on CCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 14-2.

The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the CCP modules (see **Section 15.1.1** "**CCP Modules and Timer Resources**" for more information).

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

Legend:					
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value a	It POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 7		-Bit Read/Write Mode Enabl			
		es register read/write of Tim es register read/write of Tim			
bit 6,3	T3CCP2:	T3CCP1: Timer3 and Timer	1 to CCPx Enable bits		
	01 = Time Time	er3 is the capture/compare c er1 is the capture/compare c			
bit 5-4	T3CKPS1	I:T3CKPS0: Timer3 Input Cl	lock Prescale Select bits		
	10 = 1:4 F 01 = 1:2 F	Prescale value Prescale value Prescale value Prescale value			
bit 2	T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR3CS = 0: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.				
bit 1	1 = Exter falling	: Timer3 Clock Source Selec rnal clock input from Timer1 g edge) nal clock (FOSC/4)	ot bit oscillator or T13CKI (on the r	ising edge after the first	
bit 0		: Timer3 On bit les Timer3 Timer3			

14.1 Timer3 Operation

Timer3 can operate in one of three modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the T13CKI clock input pin or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/ T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.



FIGURE 14-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



14.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 14-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer3 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

14.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in Section 12.3 "Timer1 Oscillator".

14.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

14.5 Resetting Timer3 Using the CCP Special Event Trigger

If either of the CCP modules is configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), the Special Event Trigger will reset Timer3. The CCP2 Special Event Trigger will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPR2H:CCPR2L register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from a CCP module, the write will take precedence.

Note: The Special Event Triggers from the CCP modules will not set the TMR3IF interrupt flag bit (PIR2<1>).

TABLE 14-1. REGISTERS ASSOCIATED WITH HMERS AS A HMER/COUNTER									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
TMR3L	Timer3 Register Low Byte						51		
TMR3H	H Timer3 Register High Byte						51		
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	50
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

NOTES:

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18LF2423/2523/4423/4523 devices all have two CCP (Capture/Compare/PWM) modules. Each module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register.

In 28-pin devices, the two standard CCP modules (CCP1 and CCP2) operate as described in this chapter. In 40/ 44-pin devices, CCP1 is implemented as an Enhanced CCP module with standard Capture and Compare modes and Enhanced PWM modes. The ECCP implementation is discussed in **Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module"**. The Capture and Compare operations described in this chapter apply to all standard and Enhanced CCP modules.

Note: Throughout this section and Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module", references to the register and bit names for CCP modules are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP1, CCP2 or ECCP1. "CCPxCON" is used throughout these sections to refer to the module control register, regardless of whether the CCP module is a standard or Enhanced implementation.

REGISTER 15-1:	CUPXCON REGISTER (CCP2 MODULE,	CCP1 MODULE IN 28-PIN DEVICES)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0 for CCPx Module
	Capture mode:
	Unused.
	Compare mode:
	Unused.
	PWM mode:
	These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs (DCx9:DCx2) of the duty cycle are found in CCPRxL.
bit 3-0	CCPxM3:CCPxM0: CCPx Module Mode Select bits
	0000 = Capture/Compare/PWM disabled (resets CCPx module)
	0001 = Reserved
	0010 = Compare mode: toggle output on match (CCPxIF bit is set)
	0011 = Reserved
	0100 = Capture mode: every falling edge
	0101 = Capture mode: every rising edge
	0110 = Capture mode: every 4th rising edge
	0111 = Capture mode, every 16th rising edge
	1000 = Compare mode: initialize CCPx pin low; on compare match, force CCPx pin high (CCPIF bit is set)
	1001 = Compare mode: initialize CCPx pin high; on compare match, force CCPx pin low (CCPIF bit is set)
	1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCPx pin reflects I/O state)
	1011 = Compare mode: trigger special event, reset timer, start A/D conversion on CCP2 match (CCPxIF bit is set)
	11xx = PWM mode

15.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable in Capture and Compare modes. CCPR1H is read-only in PWM mode.

15.1.1 CCP MODULES AND TIMER RESOURCES

The CCPx modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode.

TABLE 15-1:CCP MODE – TIMER
RESOURCE

CCP/ECCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the T3CON register (Register 14-1). Both modules may be active at any given time and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The interactions between the two modules are summarized in Figure 15-1 and Figure 15-2. If the selected timer is in Asynchronous Counter mode, the capture operation will not work.

15.1.2 CCP2 PIN ASSIGNMENT

The pin assignment for CCP2 (Capture input, Compare and PWM output) can change, based on device configuration. The CCP2MX Configuration bit determines which pin CCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the Configuration bit is cleared, CCP2 is multiplexed with RB3.

Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for CCP2 operation, regardless of where it is located.

CCP1 Mode	CCP2 Mode	Interaction
Capture	Capture	Each module can use TMR1 or TMR3 as the time base. The time base can be different for each CCP.
Capture	Compare	CCP2 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). CCP2 Special Event Triggers will also start A/D conversions. Operation of CCP1 could be affected if it is using the same timer as a time base.
Compare	Capture	CCP1 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Operation of CCP2 could be affected if it is using the same timer as a time base.
Compare	Compare	Either module can be configured for the Special Event Trigger to reset the time base. CCP2 Special Event Triggers will also start A/D conversions. Conflicts may occur if both modules are using the same time base.
Capture	PWM ⁽¹⁾	None
Compare	PWM ⁽¹⁾	None
PWM ⁽¹⁾	Capture	None
PWM ⁽¹⁾	Compare	None
PWM ⁽¹⁾	PWM	Both PWMs will have the same frequency and update rate (TMR2 interrupt).

TABLE 15-2: INTERACTIONS BETWEEN CCP1 AND CCP2 FOR TIMER RESOURCES

Note 1: Includes standard and Enhanced PWM operation.

15.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.

15.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note: If a CCP pin is configured as an output while the CCP is in Capture mode, a write to that pin can cause a CCP capture.

15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCPx module is selected in the T3CON register (see Section 15.1.1 "CCP Modules and Timer Resources").

15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear while changing the CCP mode to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

15.2.4 CCP PRESCALER

There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the CCPx module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP2 SHOWN)

			Turn CCP module off Load WREG with the
		;	new prescaler mode
			value and CCP ON
MOVWF	CCP2CON	;	Load CCP2CON with
		;	this value

FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCPxCON register will force						
	the corresponding CCP pin	output					
	compare latch to the default low level. This						
	is not the pin output data latch.						

15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCPx module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.

15.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011).

For either CCP module, the Special Event Trigger resets the timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM


INDEE 10	0 = 1 0 0						,		
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
RCON	IPEN	SBOREN ⁽²⁾	_	RI	TO	PD	POR	BOR	48
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
PIR2	OSCFIF	CMIF		EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
TRISB	PORTB Da	ata Direction C	Control Regi	ster					52
TRISC	PORTC Da	ata Direction C	Control Reg	ister					52
TMR1L	Timer1 Reg	gister Low By	te						50
TMR1H	Timer1 Reg	gister High By	rte						50
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	50
TMR3H	Timer3 Reg	gister High By	rte						51
TMR3L	Timer3 Reg	gister Low By	te						51
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51
CCPR1L	Capture/Co	ompare/PWM	Register 1	Low Byte					51
CCPR1H	Capture/Co	ompare/PWM	Register 1	High Byte					51
CCP1CON	P1M1 ⁽¹⁾	P1M0 ⁽¹⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51
CCPR2L	Capture/Co	ompare/PWM	Register 2	Low Byte	-		-	-	51
CCPR2H	Capture/Co	ompare/PWM	Register 2	High Byte					51
CCP2CON	_	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	51

TABLE 15-3	REGISTERS ASSOCIATED WITH CAPTURE	COMPARE TIMER1 AND TIMER3
IADLE 13-3.	REGISTERS ASSOCIATED WITH CALLORE	, COMITARE, TIMERTAND TIMERS

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

2: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

15.4 PWM Mode

In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTB or PORTC data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output.

Note:	Clearing the CCPxCON register will force
	the corresponding CCP pin output
	compare latch to the default low level. This
	is not the pin output data latch.

Figure 15-3 shows a simplified block diagram of the CCPx module in PWM mode.

For a step-by-step procedure on how to set up the CCPx module for PWM operation, see **Section 15.4.4** "Setup for PWM Operation".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

EQUATION 15-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH



15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 15-2:

```
PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) •
Tosc • (TMR2 Prescale Value)
```

CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 15-3:



Note: If the PWM duty cycle value is longer than the PWM period, the CCP2 pin will not be cleared.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

15.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY)

The PWM auto-shutdown features of the Enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in detail in **Section 16.4.7 "Enhanced PWM Auto-Shutdown"**.

Auto-shutdown features are not available for CCP2.

15.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCPx module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
RCON	IPEN	SBOREN ⁽²⁾		RI	TO	PD	POR	BOR	48
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TRISB	PORTB Da	ta Direction C	Control Regis	ter					52
TRISC	PORTC Da	ta Direction C	Control Regis	ter					52
TMR2	Timer2 Reg	gister							50
PR2	Timer2 Per	iod Register							50
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
CCPR1L	Capture/Co	mpare/PWM	Register 1 L	ow Byte					51
CCPR1H	Capture/Co	mpare/PWM	Register 1 H	ligh Byte					51
CCP1CON	P1M1 ⁽¹⁾	P1M0 ⁽¹⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51
CCPR2L	Capture/Co	mpare/PWM	Register 2 L	ow Byte					51
CCPR2H	Capture/Co	mpare/PWM	Register 2 H	ligh Byte					51
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	51
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽¹⁾	PSSBD0(1)	51
ECCP1DEL	PRSEN	PDC6 ⁽¹⁾	PDC5 ⁽¹⁾	PDC4 ⁽¹⁾	PDC3 ⁽¹⁾	PDC2 ⁽¹⁾	PDC1 ⁽¹⁾	PDC0 ⁽¹⁾	51

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

2: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

16.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

Note:	The ECCP module is implemented only in
	40/44-pin devices.

In PIC18LF4423/4523 devices, CCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The enhanced features are discussed in detail in **Section 16.4** "Enhanced PWM Mode". Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 16-1. It differs from the CCPxCON registers in PIC18LF2423/2523 devices in that the two Most Significant bits are implemented to control PWM functionality.

REGISTER 16-1: CCP1CON REGISTER (ECCP1 MODULE, 40/44-PIN DEVICES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7				•			bit 0

Legend:										
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit,	, read as '0'						
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 7-6	If CCP1N	I M0: Enhanced PWM Output <u>M3:CCP1M2 = 00, 01, 10:</u>	·							
	<u>If CCP1N</u> 00 = Sin 01 = Ful 10 = Hal	<u>//3:CCP1M2 = 11:</u> gle output: P1A modulated; F I-bridge output forward: P1D f-bridge output: P1A, P1B mo	are input/output; P1B, P1C, F P1B, P1C, P1D assigned as p modulated; P1A active; P1B, odulated with dead-band cont	ort pins P1C inactive						
		t pins I-bridge output reverse: P1B	modulated; P1C active; P1A,	P1D inactive						
bit 5-4		11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive DC1B1:DC1B0: PWM Duty Cycle bit 1 and bit 0								
	<u>Capture</u> Unused. <u>Compare</u> Unused.									
	<u>PWM mo</u> These bi in CCPR	ts are the two LSbs of the 10-	bit PWM duty cycle. The eigh	t MSbs of the duty cycle are foun						
bit 3-0	CCP1M3	CCP1M0: Enhanced CCP N	lode Select bits							
		0000 = Capture/Compare/PWM off (resets ECCP module) 0001 = Reserved								
	0011 = 0 0100 = 0 0101 = 0 0110 = 0 0111 = 0	Compare mode, toggle output Capture mode Capture mode, every falling e Capture mode, every rising ec Capture mode, every 4th risin Capture mode, every 16th risi	dge Ige g edge ng edge							
	1001 = C 1010 = C 1011 = C 1100 = F 1101 = F 1110 = F	Compare mode, initialize CCF Compare mode, generate soft	-high; P1B, P1D active-low -low; P1B, P1D active-high	ompare match (set CCP1IF) n reverts to I/O state						

In addition to the expanded range of modes available through the CCP1CON register and ECCP1AS register, the ECCP module has an additional register associated with Enhanced PWM operation and auto-shutdown features. It is:

• ECCP1DEL (Dead-Band Delay)

16.1 ECCP Outputs and Configuration

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC and PORTD. The outputs that are active depend on the CCP operating mode selected. The pin assignments are summarized in Table 16-1.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits. The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs.

16.1.1 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP module can utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and Enhanced CCP modules are identical to those described for standard CCP modules. Additional details on timer resources are provided in **Section 15.1.1 "CCP Modules and Timer Resources"**.

16.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP2. These are discussed in detail in **Section 15.2 "Capture Mode"** and **Section 15.3 "Compare Mode"**. No changes are required when moving between 28-pin and 40/44-pin devices.

16.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCP1 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3.

16.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode, as described in **Section 15.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode, as in Table 16-1.

ECCP Mode	CCP1CON Configuration	RC2	RD5	RD6	RD7
		All 40/44-pin de	vices:		
Compatible CCP	00xx 11xx	CCP1	RD5/PSP5	RD6/PSP6	RD7/PSP7
Dual PWM	10xx 11xx	P1A	P1B	RD6/PSP6	RD7/PSP7
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D

TABLE 16-1: PIN ASSIGNMENTS FOR VARIOUS ECCP1 MODES

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 15.4.4 "Setup for PWM Operation" or Section 16.4.9 "Setup for PWM Operation". The latter is more generic and will work for either single or multi-output PWM.

16.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits of the CCP1CON register.

Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the period boundary (whichever comes first). Because of the buffering, the module waits until the assigned timer resets, instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.

EQUATION 16-1:

$$PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet (TMR2 Prescale Value)$$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.





16.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation.

EQUATION 16-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation.

EQUATION 16-3:



Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

16.4.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 16.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

TABLE 16-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40	ENCIES AND RESOLUTIONS AT 40 MHz
---	----------------------------------

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

PIC18F2423/2523/4423/4523

	CCP1CON <7:6>	SIGNAL	Duty Cycle	—► — Period ——	PR2 + ′
00	(Single Output)	P1A Modulated	Delay ⁽¹⁾	Delay ⁽¹⁾	
		P1A Modulated			
10	(Half-Bridge)	P1B Modulated			i
		P1A Active		1 1 1	
01	(Full-Bridge,	P1B Inactive		- 	
01	Forward)	P1C Inactive			1 1
		P1D Modulated			
		P1A Inactive		1 1 1	1 1 1
11	(Full-Bridge,	P1B Modulated			
	Reverse)	P1C Active		I 	
		P1D Inactive			I I

FIGURE 16-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

FIGURE 16-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

	CCP1CON <7:6>	SIGNAL	ا	Duty Cycle	Period	PR2 + 1
00	(Single Output)	P1A Modulated				
		P1A Modulated		(1)		i
10	(Half-Bridge)	P1B Modulated	Delay	λ ¹)	Delay ⁽¹⁾	ĺ
		P1A Active				1 1 1
	(Full-Bridge,	P1B Inactive				
01	Forward)	P1C Inactive			1 1 1	1 1 1
		P1D Modulated	<u>i</u>			1
		P1A Inactive	_ :			
11	(Full-Bridge,	P1B Modulated				i
ΤT	Reverse)	P1C Active	_			1 1 1
		P1D Inactive			1 1	, , , , ,
Rela	ationships:		•		ı	
		PR2 + 1) * (TMR2 Pres (CCPR1L<7:0>:CCP1C		MR2 Prescale \	/alue)	

PIC18F2423/2523/4423/4523

16.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 16-4). This mode can be used for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC6:PDC0, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.4.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 16-4: HALF-BRIDGE PWM OUTPUT



FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



16.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 16-6. P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2> and PORTD<7:5> data latches. The TRISC<2> and TRISD<7:5> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.





PIC18F2423/2523/4423/4523



FIGURE 16-7: EXAMPLE OF FULL-BRIDGE APPLICATION

16.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows the user to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of 4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS1:T2CKPS0 bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8.

Note that in the Full-Bridge Output mode, the CCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

Figure 16-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 16-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.









© 2007 Microchip Technology Inc.

PIC18F2423/2523/4423/4523

16.4.6 PROGRAMMABLE DEAD-BAND DELAY

Note:	Programmable dead-band delay is not						
	implemented in 28-pin devices with						
	standard CCP modules.						

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shootthrough current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the nonactive state to the active state. See Figure 16-4 for illustration. Bits PDC6:PDC0 of the ECCP1DEL register (Register 16-2) set the delay period in terms of micro-controller instruction cycles (TCY or 4 ToSC). These bits are not available on 28-pin devices as the standard CCP module does not support half-bridge operation.

16.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the CCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs. A shutdown event can be caused by either of the comparator modules, a low level on the Fault input pin (FLT0) or any combination of these three sources. The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low digital signal on FLT0 can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (bits<6:4> of the ECCP1AS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCP1AS3:ECCP1AS0). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PRSEN	PDC6 ⁽¹⁾	PDC5 ⁽¹⁾	PDC4 ⁽¹⁾	PDC3 ⁽¹⁾	PDC2 ⁽¹⁾	PDC1 ⁽¹⁾	PDC0 ⁽¹⁾
bit 7				•			bit 0
Legend:							

REGISTER 16-2: ECCP1DEL: DEAD-BAND DELAY REGISTER

W = Writable bit

-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7	PRSEN: F	WM Restart Enable bit					
	 1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically 						
	0 = Upon	auto-shutdown, ECCPASE	E must be cleared in software to	o restart the PWM			

U = Unimplemented bit, read as '0'

bit 6-0 **PDC6:PDC0:** PWM Delay Count bits⁽¹⁾ Delay time, in number of Fosc/4 (4 * Tosc) cycles, between the scheduled and actual time for a PWM signal to transition to active.

Note 1: Reserved on 28-pin devices; maintain these bits clear.

R = Readable bit

REGISTER 16-3: ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽¹⁾	PSSBD0 ⁽¹⁾
bit 7			•				bit 0

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	ECCPASE: ECCP Auto-Shutdown Event Status bit
	1 = A shutdown event has occurred; ECCP outputs are in shutdown state
	0 = ECCP outputs are operating
bit 6-4	ECCPAS2: ECCP Auto-Shutdown Source Select bits
	111 = FLT0 or Comparator 1 or Comparator 2
	110 = FLT0 or Comparator 2
	101 = FLT0 or Comparator 1
	100 = FLTO
	011 = Either Comparator 1 or 2
	010 = Comparator 2 output
	001 = Comparator 1 output
	000 = Auto-shutdown is disabled
bit 3-2	PSSAC1:PSSAC0: Pins A and C Shutdown State Control bits
	1x = Pins A and C are tri-state (40/44-pin devices); PWM output is tri-state (28-pin devices)
	01 = Drive Pins A and C to '1'
	00 = Drive Pins A and C to '0'
bit 1-0	PSSBD1:PSSBD0: Pins B and D Shutdown State Control bits ⁽¹⁾
	1x = Pins B and D tri-state
	01 = Drive Pins B and D to '1'
	00 = Drive Pins B and D to '0'

Note 1: Reserved on 28-pin devices; maintain these bits clear.

16.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with PRSEN = 1 (Figure 16-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCPASE bit is cleared. If PRSEN = 0 (Figure 16-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled						
	while a shutdown condition is active.						

Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

16.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 16-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)



FIGURE 16-11: **PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)**



16.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP module for PWM operation:

- 1. Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- 3. If auto-shutdown is required:
 - Disable auto-shutdown (ECCPASE = 0)
 - Configure source (FLT0, Comparator 1 or Comparator 2)
 - Wait for non-shutdown condition
- Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 5. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 6. For Half-Bridge Output mode, set the deadband delay by loading ECCP1DEL<6:0> with the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCP1AS register:
 - Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits.
 - Select the shutdown states of the PWM output pins using the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCP1AS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.
- 8. If auto-restart operation is required, set the PRSEN bit (ECCP1DEL<7>).
- 9. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS<1:0> bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 10. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRn overflows (TMRnIF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
 - Clear the ECCPASE bit (ECCP1AS<7>).

16.4.10 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

16.4.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

16.4.11 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

PIC18F2423/2523/4423/4523

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
RCON	IPEN	SBOREN ⁽¹⁾	_	RI	TO	PD	POR	BOR	48
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE		EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP		EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
TRISB	PORTB Da	PORTB Data Direction Control Register							52
TRISC	PORTC Da	ta Direction C	ontrol Registe	er					52
TRISD	PORTD Da	PORTD Data Direction Control Register							52
TMR1L	Timer1 Reg	Timer1 Register Low Byte							50
TMR1H	Timer1 Reg	ister High Byt	е						50
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	50
TMR2	Timer2 Reg	ister							50
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
PR2	Timer2 Peri	od Register							50
TMR3L	Timer3 Reg	ister Low Byte	Э						51
TMR3H	Timer3 Reg	jister High Byt	е						51
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51
CCPR1L	Capture/Compare/PWM Register 1 Low Byte							51	
CCPR1H	Capture/Compare/PWM Register 1 High Byte							51	
CCP1CON	P1M1 ⁽²⁾	P1M0 ⁽²⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51
ECCP1AS	ECCPASE		ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1(2)		51
ECCP1DEL	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	51

TABLE 16-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

17.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode (with address masking for both 10-bit and 7-bit addressing)

17.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual Configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I²C mode.

Additional details are provided under the individual sections.

17.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

 Slave Select (SS) – RA5/AN4/SS/HLVDIN/ C2OUT

Figure 17-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 17-1: MSSP BLOCK DIAGRAM (SPI MODE)



17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

				•	,						
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
SMP	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF				
bit 7							bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 7	SMP: Samp	le bit									
	SPI Master										
		ta sampled at e									
	-	0 = Input data sampled at middle of data output time									
	<u>SPI Slave mode:</u> SMP must be cleared when SPI is used in Slave mode.										
bit 6	CKE: SPI Clock Select bit ⁽¹⁾										
	1 = Transmit occurs on transition from active to Idle clock state										
	0 = Transmi	t occurs on trans	sition from Id	le to active cloc	k state						
bit 5	D/A: Data/A	ddress bit									
	Used in I ² C	mode only.									
bit 4	P: Stop bit										
	Used in I ² C	mode only. This	bit is cleared	d when the MSS	SP module is d	isabled, SSPEN	is cleared.				
bit 3	S: Start bit										
	Used in I ² C	•									
bit 2	R/W: Read/Write Information bit										
	Used in I ² C	mode only.									
bit 1	UA: Update										
	Used in I ² C	mode only.									
bit 0		Full Status bit (Re		only)							
		complete, SSP									
	0 = Receive	not complete, S	SPBUF is e	mpty							
Note 1: Po	plarity of clock	state is set by th	e CKP bit (S	SPCON1<4>).							

REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV ⁽¹⁾	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	WCOL: Write Collision Detect bit (Transmit mode only)
	 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
	0 = No collision
bit 6	SSPOV: Receive Overflow Indicator bit ⁽¹⁾
	SPI Slave mode:
	 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow
bit 5	SSPEN: Master Synchronous Serial Port Enable bit
	1 = Enables serial port and configures SCK, SDO, SDI and \overline{SS} as serial port pins ⁽²⁾ 0 = Disables serial port and configures these pins as I/O port pins ⁽²⁾
bit 4	CKP: Clock Polarity Select bit
	1 = Idle state for clock is a high level
	0 = Idle state for clock is a low level
bit 3-0	SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits
	0101 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control disabled, \overline{SS} can be used as I/O pin ⁽³⁾
	0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled ⁽³⁾ 0011 = SPI Master mode, clock = TMR2 output/2 ⁽³⁾
	0010 = SPI Master mode, clock = Fosc/64(3)
	0001 = SPI Master mode, clock = Fosc/16 ⁽³⁾
	0000 = SPI Master mode, clock = Fosc/4 ⁽³⁾
Note 1:	In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

- 2: When enabled, these pins must be properly configured as input or output.
- 3: Bit combinations not specifically listed here are either reserved or implemented in I²C[™] mode only.

17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before

reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

17.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISA<5> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

17.3.4 TYPICAL CONNECTION

Figure 17-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



FIGURE 17-2: SPI MASTER/SLAVE CONNECTION

17.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 17-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication, as shown in Figure 17-3, Figure 17-5 and Figure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

Figure 17-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.



FIGURE 17-3: SPI MODE WAVEFORM (MASTER MODE)

17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

17.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the SS pin to function as an input. The data latch

must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 17-4: SLAVE SYNCHRONIZATION WAVEFORM





FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)



FIGURE 17-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

17.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode. In the case of Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock will be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTOSC source. See **Section 2.7 "Clock Sources and Oscillator Switching"** for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will freeze until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/ Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

17.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.3.10 BUS MODE COMPATIBILITY

Table 17-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State			
Terminology	СКР	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		

TABLE 17-1: SPI BUS MODES

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TRISA	TRISA7 ⁽²⁾ TRISA6 ⁽²⁾ PORTA Data Direction Control Register								52
TRISC	PORTC Data Direction Control Register								52
SSPBUF	MSSP Receive Buffer/Transmit Register								50
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	50
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	50

TABLE 17-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP in SPI mode.

Note 1: These bits are unimplemented in 28-pin devices; always maintain these bits clear.

2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

17.4 I²C Mode

The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 17-7: MSSP BLOCK DIAGRAM (I²C[™] MODE)



17.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the MSSP is configured in I²C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

R/W-0 R/W-0 R-0 R-0 R-0 R-0 R-0 R-0 R/W(2,3) P(1) S(1) D/A CKE UA BF SMP bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SMP: Slew Rate Control bit In Master or Slave mode: 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz) bit 6 CKE: SMBus Select bit In Master or Slave mode: 1 = Enable SMBus specific inputs 0 = Disable SMBus specific inputs D/A: Data/Address bit bit 5 In Master mode: Reserved. In Slave mode: 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address P: Stop bit⁽¹⁾ bit 4 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last S: Start bit(1) bit 3 1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last R/W: Read/Write Information bit^(2,3) bit 2 In Slave mode: 1 = Read0 = WriteIn Master mode: 1 = Transmit is in progress 0 = Transmit is not in progress bit 1 UA: Update Address bit (10-Bit Slave mode only) 1 = Indicates that the user needs to update the address in the SSPADD register 0 = Address does not need to be updated bit 0 BF: Buffer Full Status bit In Transmit mode: 1 = SSPBUF is full 0 = SSPBUF is empty In Receive mode: 1 = SSPBUF is full (does not include the \overline{ACK} and Stop bits) 0 = SSPBUF is empty (does not include the \overline{ACK} and Stop bits) Note 1: This bit is cleared on Reset and when SSPEN is cleared.

REGISTER 17-3: SSPSTAT: MSSP STATUS REGISTER (I²C™ MODE)

- 2: This bit holds the R/W bit information following the <u>last</u> address match. This bit is only valid from the
 - address match to the next Start bit, Stop bit or not $\overline{\mathsf{ACK}}$ bit.
- 3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
bit 7							bit (
Legend:										
R = Readable	a hit	W = Writable	hit	II – I Inimpler	mented bit, read	1 as 'O'				
-n = Value at		1' = Bit is set		$0^{\circ} = \text{Bit is cle}$		x = Bit is unk	00000			
	TOR				area					
bit 7	WCOL: Writ	e Collision Dete	ct bit							
		ansmit mode:								
		to the SSPBUI	- register was	s attempted wl	hile the I ² C co	nditions were	not valid for			
		ssion to be start	ed (must be c	leared in softwa	are)					
	0 = No collision									
	In Slave Tra		s written while	e it is still transn	nitting the previ	ous word (mus	t be cleared i			
	 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) 									
	0 = No collision									
	In Receive mode (Master or Slave modes):									
1.11.0	This is a "don't care" bit.									
bit 6	SSPOV: Receive Overflow Indicator bit									
	In Receive mode: 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in									
	software)									
	0 = No overflow									
	In Transmit mode:									
	This is a "don't care" bit in Transmit mode.									
bit 5	SSPEN: Master Synchronous Serial Port Enable bit									
	 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins⁽¹⁾ 0 = Disables serial port and configures these pins as I/O port pins⁽¹⁾ 									
bit 4		Release Control								
	In Slave mode:									
	1 = Release clock									
	0 = Holds clock low (clock stretch), used to ensure data setup time									
	In Master mode: Unused in this mode.									
bit 3-0										
DII 3-0	SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits 1111 = I ² C Slave mode, 10-bit address with Start and Stop bit interrupts enabled									
		Slave mode, 7-b								
		Firmware Contro								
	$1000 = I^2C$ Master mode, clock = Fosc/(4 * (SSPADD + 1))									
				1 * (SSPADD +	1))					
	0111 = I ² C	Master mode, cl Slave mode, 10 Slave mode, 7-b	bit address	1 * (SSPADD +	1))					

REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C[™] MODE)



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
GCEN	ACKSTAT	ACKDT/ ADMSK5	ACKEN ⁽¹⁾ / ADMSK4	RCEN ⁽¹⁾ / ADMSK3	PEN ⁽¹⁾ / ADMSK2	RSEN ⁽¹⁾ / ADMSK1	SEN ⁽¹⁾			
bit 7							bit			
<u> </u>										
L egend: R = Readabl	le hit	W = Writable	bit	II – Unimplen	nented bit, read	1 25 '0'				
-n = Value at		1' = Bit is se		$0^{\circ} = \text{Bit is clear}$		x = Bit is unkn	own			
		1 – Dit 13 36			area		own			
bit 7	GCEN: Gene	eral Call Enable	e bit (Slave mo	de only)						
		terrupt when a call address dis		ddress (0000h)) is received in	the SSPSR				
bit 6	ACKSTAT: A	cknowledge St	atus bit (Maste	er Transmit mo	de only)					
		edge was not re edge was recei								
oit 5		ISK5: Acknow	edge Data bit							
	1 = Not Ackn									
	0 = Acknowledge In Slave mode:									
	1 = Address masking of ADD5 enabled									
	0 = Address I	masking of AD	D5 disabled							
oit 4	ACKEN/ADMSK4: Acknowledge Sequence Enable bit									
	1 = Initiate A cleared b	<u>ceive mode:</u> ⁽¹⁾ cknowledge se by hardware. edge sequence		A and SCL pins	s and transmit A	ACKDT data bit.	Automatica			
	In Slave mode:									
		masking of AD masking of AD								
bit 3		SK3: Receive E	nable bit							
		<u>ceive mode:</u> (1) Receive mode Idle	for I ² C							
	In Slave mode: 1 = Address masking of ADD3 enabled									
		0 = Address masking of ADD3 disabled								
oit 2	PEN/ADMSK	2: Stop Condi	ion Enable bit							
	<u>In Master mo</u> 1 = Initiate St 0 = Stop cond	op condition o	n SDA and SC	L pins. Automa	atically cleared	by hardware.				
		<u>e:</u> masking of AD masking of AD								
	or bits ACKEN, F booling) and the					•	e set (no			
0 - 1/	oluo that will be t	ronomittad	on the upper init	inten en Anlune			for sector			

REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C™ MODE)

2: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] MODE) (CONTINUED)

bit 1	RSEN/ADMSK1: Repeated Start Condition Enable bit
	In Master mode: ⁽¹⁾
	1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.
	0 = Repeated Start condition Idle
	In Slave mode (7-Bit Address mode):
	1 = Address masking of ADD1 enabled
	0 = Address masking of ADD1 disabled
	In Slave mode (10-Bit Address mode):
	1 = Address masking of ADD1 and ADD0 enabled
	0 = Address masking of ADD1 and ADD0 disabled
bit 0	SEN: Start Condition Enable/Stretch Enable bit ⁽¹⁾
	In Master mode:
	1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.
	0 = Start condition Idle
	In Slave mode:
	1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)
	0 = Clock stretching is disabled

- **Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is active, these bits may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).
 - 2: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0			
bit 7										
Legend:										
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				

REGISTER 17-6: SSPADD: MSSP ADDRESS REGISTER⁽¹⁾

bit 7-0 ADD<7:0>: MSSP Address bits

Note 1: MSSP Address register in I^2C^{TM} Slave mode. MSSP Baud Rate register in I^2C Master mode.

17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = (FOSC/4) x (SSPADD + 1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I^2C Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

17.4.3.2 Address Masking

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-bit mode and up to 63 addresses in 10-bit mode (see Example 17-2).

The l^2C slave behaves the same way whether address masking is used or not. However, when address masking is used, the l^2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking SSPBUF.

• 7-Bit Address mode

Address mask bits, ADMSK<5:1>, mask the corresponding address bits in the SSPADD register. For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (ADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

EXAMPLE 17-2: ADDRESS MASKING

7-bit addressing:

SSPxADD<7:1> = 1010 0000 ADMSK<5:1> = 00 111 Addresses Acknowledged = 0xA0, 0xA2, 0xA4, 0xA6 0xA8, 0xAA, 0xAC, 0xAE

10-bit addressing:

SSPxADD<7:0> = 1010 0000 (The two MSbs are ignored in this example since they are not affected.) ADMSK<5:1> = 00 111 Addresses Acknowledged = 0xA0, 0xA1, 0xA2, 0xA3 0xA4, 0xA5, 0xA6, 0xA7 0xA8, 0xA9, 0xAA 0xAB 0xAC, 0xAD, 0xAE, 0xAF The upper two bits are not affected by the address masking.

10-Bit Address mode

Address mask bits, ADMSK<5:2>, mask the corresponding address bits in the SSPADD register. In addition, ADMSK<1> simultaneously masks the two LSBs of the address, ADD<1:0>. For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (ADD<n> = x). Also note that although in 10-Bit Addressing mode the upper address bits reuse part of the SSPADD register bits, the address mask bits do not interact with those bits. They only affect the lower address bits.

Note 1: ADMSK<1> masks the two Least Significant bits of the address.

> 2: The two Most Significant bits of the address are not affected by address masking.

17.4.3.3 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON1<4>). See **Section 17.4.4** "**Clock Stretching**" for more detail.

17.4.3.4 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 17.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 17-10).

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.

PIC18F2423/2523/4423/4523




PIC18F2423/2523/4423/4523

© 2007 Microchip Technology Inc.





FIGURE 17-11: I^2C^{TM} SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01001 (RECEPTION, 10-BIT ADDRESS)







17.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

17.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 17-15).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

17.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

17.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 17-10).

Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2:	The CKP bit can be set in software regardless of the state of the BF bit.

17.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode

In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 17-13).

17.4.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has

already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the l^2 C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 17-14).









17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> is set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-17).





17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (MSSP interrupt, if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start



17.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 17.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

17.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 17-19). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 17-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 17-19: BAUD RATE GENERATOR BLOCK DIAGRAM



TABLE 17-3: I²C[™] CLOCK RATE W/BRG

Fcy	Fcy * 2	BRG Value	FscL (2 Rollovers of BRG)
10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
10 MHz	20 MHz	1Fh	312.5 kHz
10 MHz	20 MHz	63h	100 kHz
4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Ch	308 kHz
4 MHz	8 MHz	27h	100 kHz
1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
1 MHz	2 MHz	09h	100 kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

17.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 17-20).





17.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

17.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.



FIGURE 17-21: FIRST START BIT TIMING

17.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-22: REPEAT START CONDITION WAVEFORM



Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

17.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an \overline{ACK} bit during the ninth bit time if an address match occurred, or if data was received properly. The status of \overline{ACK} is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-23).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

17.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

17.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

17.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

17.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>).

17.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

17.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

17.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





17.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 17-25).

17.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

17.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-26).

17.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-25: ACKNOWLEDGE SEQUENCE WAVEFORM



FIGURE 17-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



17.4.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

17.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

17.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I^2C port to its Idle state (Figure 17-27).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 17-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



17.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 17-28).
- b) SCL is sampled low before SDA is asserted low (Figure 17-29).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 17-28).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 17-30). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.



FIGURE 17-28: BUS COLLISION DURING START CONDITION (SDA ONLY)









17.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 17-31). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 17-32.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.





FIGURE 17-32: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



17.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 17-33). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-34).

FIGURE 17-33: BUS COLLISION DURING A STOP CONDITION (CASE 1)



FIGURE 17-34: BUS COLLISION DURING A STOP CONDITION (CASE 2)



NOTES:

18.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a halfduplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-wake-up on character reception
 - Auto-baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of the Enhanced USART are multiplexed with PORTC. In order to configure RC6/TX/CK and RC7/RX/DT as an EUSART:

- bit SPEN (RCSTA<7>) must be set (= 1)
- bit TRISC<7> must be set (= 1)
- bit TRISC<6> must be set (= 1)

Note:	The EUSART control will automatically
	reconfigure the pin from input to output as
	needed.

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These are detailed on the following pages in Register 18-1, Register 18-2 and Register 18-3, respectively.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0		
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D		
bit 7		•					bit		
Legend:									
R = Readable		W = Writable	bit	-	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7		k Source Select	hit						
	Asynchrono		DI						
	Don't care.								
	Synchronou:	<u>s mode:</u>							
		node (clock gen ode (clock from							
bit 6		ransmit Enable t		ce)					
		9-bit transmissio							
		8-bit transmissio							
bit 5	TXEN: Trans	smit Enable bit ⁽¹)						
	1 = Transmit enabled								
	0 = Transmit								
bit 4	SYNC: EUSART Mode Select bit								
	1 = Synchro 0 = Asynchro								
bit 3	-	nd Break Chara	ter hit						
	Asynchrono								
		nc Break on ne	t transmissio	n (cleared by h	ardware upon	completion)			
	-	eak transmissior	completed						
	<u>Synchronou</u> Don't care.	<u>s mode:</u>							
bit 2		Baud Rate Sele	act hit						
	Asynchrono								
	1 = High spectrum								
	0 = Low spe								
	Synchronou								
L:1 4	Unused in th		an Otatua hit						
bit 1	1 = TSR em	smit Shift Regist	er Status dit						
	1 = 1SR em 0 = TSR full	μιλ							
bit 0		it of Transmit Da	ta						
	Can be addr	ess/data bit or a	parity bit.						

REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x		
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
bit 7	·	·	·		•	•	bit		
Legend:									
R = Readabl	e bit	W = Writabl	e bit	U = Unimple	emented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is s	et	'0' = Bit is c	leared	x = Bit is unk	nown		
bit 7	SPEN: Seri	al Port Enable	bit						
		ort enabled (co ort disabled (he		T and TX/CK	pins as serial p	ort pins)			
bit 6	RX9: 9-Bit I	Receive Enable	e bit						
		9-bit reception 8-bit reception							
bit 5	SREN: Sing	gle Receive En	able bit						
	<u>Asynchronc</u> Don't care.	ous mode:							
	1 = Enable 0 = Disable	<u>us mode – Mas</u> s single receive es single receiv leared after rec	e e	lete					
		is mode – Slav							
bit 4	CREN: Continuous Receive Enable bit								
	Asynchronc 1 = Enables 0 = Disable	s receiver							
				ble bit CREN	s cleared (CRE	N overrides SRI	EN)		
bit 3	ADDEN: Ad	ddress Detect E	Enable bit						
	1 = Enable 0 = Disable		ction, enables ection, all bytes			ve buffer when R an be used as pa			
bit 2		ning Error bit							
		g error (can be	updated by rea	iding RCREG	register and re	ceiving next vali	d byte)		
bit 1		errun Error bit							
		n error (can be	cleared by clea	Iring bit CREN	1)				
bit 0	RX9D: 9th I	oit of Received	Data						
	This can be	address/data l	bit or a parity b	it and must be	calculated by	user firmware.			

REGISTER 18-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN			
bit 7							bit (
Lagandi										
Legend: R = Readable	a hit	W = Writable	hit	II – Unimplei	mented bit, read	1 as 'O'				
-n = Value at		1' = Bit is set		0' = Bit is cle		x = Bit is unk	nown			
bit 7	ABDOVF: Au	to-Baud Acquis	sition Rollove	r Status bit						
		-			e Detect mode	(must be cleare	ed in software			
	0 = No BRG	rollover has oc	curred							
bit 6	RCIDL: Rece	ive Operation I	dle Status bit							
		peration is Idle								
bit 5		peration is act ted: Read as '								
bit 4	-	ronous Clock F		t hit						
	Asynchronous									
	Unused in this mode.									
	Synchronous									
		for clock (CK) for clock (CK)	0	I						
bit 3		it Baud Rate R		le hit						
DIT O			-	GH and SPBRG	3					
					ole mode), SPB	RGH value ign	ored			
bit 2	Unimplemen	ted: Read as '	0'							
bit 1	WUE: Wake-u	up Enable bit								
	Asynchronous		1 4			,				
		on following r		RX pin – inter	rupt generated	on failing edge	; bit cleared i			
		ot monitored or		detected						
	Synchronous									
	Unused in this									
bit 0		-Baud Detect I	Enable bit							
	Asynchronous		urement on t	he next charac	ter. Requires re	cention of a S	inc field (55h			
		n hardware upo			ter. Requires re					
		e measuremen								
	Synchronous									
	Unused in this	s mode.								

REGISTER 18-3: BAUDCON: BAUD RATE CONTROL REGISTER

18.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free-running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

18.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

18.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 18-1: BAUD RATE FORMULAS

C	Configuration Bits		BRG/EUSART Mode	Baud Rate Formula	
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula	
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]	
0	0	1	8-bit/Asynchronous	$E_{000}/[16(n+1)]$	
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]	
0	1	1	16-bit/Asynchronous		
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]	
1	1	x	16-bit/Synchronous		

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

For a device with FOSC	of	16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:
Desired Baud Rate	=	Fosc/(64 ([SPBRGH:SPBRG] + 1))
Solving for SPBRGH:S	SPBI	RG:
Х	=	((Fosc/Desired Baud Rate)/64) – 1
	=	((1600000/9600)/64) - 1
	=	[25.042] = 25
Calculated Baud Rate	=	1600000/(64 (25 + 1))
	=	9615
Error	=	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate
	=	(9615 - 9600)/9600 = 0.16%

TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte								
SPBRG	EUSART E	Baud Rate C	Generator R	egister Low	Byte				51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

		SYNC = 0, BRGH = 0, BRG16 = 0												
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz				
RATE (K)	Actual		SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	_	_	—	_		_	_				_	_		
1.2	—	_	—	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103		
2.4	2.404	0.16	207	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51		
9.6	9.615	0.16	51	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12		
19.2	19.231	0.16	25	19.531	1.73	15	19.531	1.73	7	_	_	_		
57.6	55.555	-3.55	8	62.500	8.51	4	52.083	-9.58	2	—	—	_		
115.2	125.000	8.51	3	104.167	-9.58	2	78.125	-32.18	1	—	—	_		

TABLE 18-3: B	BAUD RATES FOR	ASYNCHRONOUS MODES
---------------	----------------	--------------------

		SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz						
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51				
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12				
2.4	2.404	0.16	25	2.403	-0.16	12	—	_	—				
9.6	8.929	-6.99	6	—	_	—	—	_	—				
19.2	20.833	8.51	2	—	_	_	—	_	_				
57.6	62.500	8.51	0	—	—	—	—	_	—				
115.2	62.500	-45.75	0	_	—	—	_	—	—				

		SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD RATE	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	—		_		_	_	_	_	_	_	_	_	
1.2	—	_	_	—	—	_	—	—	—	—	—	—	
2.4	—	_	_	—	—	_	2.441	1.73	255	2.403	-0.16	207	
9.6	9.615	0.16	207	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	103	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	57.143	-0.79	34	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	117.647	2.12	16	113.636	-1.36	10	125.000	8.51	4	—	_	_	

	SYNC = 0, BRGH = 1, BRG16 = 0									
BAUD RATE	Fosc = 4.000 MHz			Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	_		_		_	_	0.300	-0.16	207	
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51	
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25	
9.6	9.615	0.16	25	9.615	-0.16	12	—	—	—	
19.2	19.231	0.16	12	_	_	—	_	_	—	
57.6	62.500	8.51	3	—	—	—	—	—	—	
115.2	125.000	8.51	1	_	—	—	_	—	—	

© 2007 Microchip Technology Inc.

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD	Fosc = 32.000 MHz		Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.01	6666	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665	
1.2	1.200	-0.02	1666	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415	
2.4	2.401	0.04	832	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207	
9.6	9.615	0.16	207	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	103	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	57.142	-0.79	34	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	117.647	2.12	16	113.636	-1.36	10	125.000	8.51	4	—	—	—	

TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1										
BAUD	Fosc = 4.000 MHz			Fos	c = 2.000	MHz	Fosc = 1.000 MHz					
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207			
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51			
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25			
9.6	9.615	0.16	25	9.615	-0.16	12	—	—	_			
19.2	19.231	0.16	12	—	_	_	—	_	_			
57.6	62.500	8.51	3	—	_	_	—	_	_			
115.2	125.000	8.51	1	_	—		_	—	_			

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD RATE	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	26666	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665	
1.2	1.200	0.00	6666	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665	
2.4	2.400	0.01	3332	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832	
9.6	9.603	0.04	832	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207	
19.2	19.185	-0.07	416	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103	
57.6	57.553	-0.07	138	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34	
115.2	115.942	0.64	68	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16	

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1										
BAUD	Fosc = 4.000 MHz			Fos	c = 2.000	MHz	Fosc = 1.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832			
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207			
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103			
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25			
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12			
57.6	58.824	2.12	16	55.555	3.55	8	—	—	—			
115.2	111.111	-3.55	8	_	_	—	_	_	—			

18.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 18-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 18-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 18-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. The contents of RCREG should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 18-4:BRG COUNTERCLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

Note: During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter, independent of BRG16 setting.

18.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREG cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.



FIGURE 18-1: AUTOMATIC BAUD RATE CALCULATION

FIGURE 18-2: BRG OVERFLOW SEQUENCE


18.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCON<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

18.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and the TXIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF will be set regardless of the state of TXIE; it cannot be cleared in software. TXIF is also not cleared immediately upon loading TXREG, but becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While TXIF indicates the status of the TXREG register; another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory so it is not available to the user.

2: Flag bit TXIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 18-3: EUSART TRANSMIT BLOCK DIAGRAM



PIC18F2423/2523/4423/4523



FIGURE 18-5: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
TXREG	EUSART T	ransmit Reg	ister						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	EUSART B	aud Rate G	enerator Re	gister High	Byte				51
SPBRG	EUSART B	aud Rate G	enerator Re	gister Low	Byte				51

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

18.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-6. The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- 7. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 18-6: EUSART RECEIVE BLOCK DIAGRAM





FIGURE 18-7: ASYNCHRONOUS RECEPTION

TABLE 18-6: R	REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION
---------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART F	Receive Regis	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	EUSART E	aud Rate Ge	enerator Reg	gister High I	Byte				51
SPBRG	EUSART E	Baud Rate Ge	enerator Reg	gister Low E	Byte				51

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Reserved in 28-pin devices; always maintain these bits clear.

18.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 18-8) and asynchronously, if the device is in Sleep mode (Figure 18-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

18.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-of-character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

18.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 18-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION



FIGURE 18-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



18.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift Register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-10 for the timing of the Break character sequence.

18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.

- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

18.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 18.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.



FIGURE 18-10: SEND BREAK CHARACTER SEQUENCE

18.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the TX and RX pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line. Clock polarity is selected with the SCKP bit (BAUDCON<4>); setting SCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

18.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG is empty and the TXIF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF is set regardless of the state of enable bit TXIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



FIGURE 18-11: SYNCHRONOUS TRANSMISSION



FIGURE 18-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
TXREG	EUSART T	ransmit Reg	ister						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	EUSART E	Baud Rate G	enerator Re	gister High	Byte				51
SPBRG	EUSART E	Baud Rate G	enerator Re	gister Low	Byte				51

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

18.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- Initialize the SPBRGH:SPBRG registers for the 1. appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- Enable the synchronous master serial port by 2. setting bits SYNC, SPEN and CSRC.

- 3 Ensure bits CREN and SREN are clear.
- If interrupts are desired, set enable bit RCIE. 4.
- 5. If 9-bit reception is desired, set bit RX9.
- If a single reception is required, set bit SREN. 6. For continuous reception, set bit CREN.
- 7 Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the 9 RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



FIGURE 18-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART R	eceive Regi	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte								51
SPBRG	EUSART B	aud Rate G	enerator Reg	gister Low B	Syte				51
Legend: -	– = unimple	mented, rea	d as 'o'. Sha	aded cells a	re not used	for synchror	ous master	reception.	

18.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

18.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
TXREG	EUSART T	ransmit Regi	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN	51
SPBRGH	EUSART B	aud Rate Ge	enerator Re	gister High	Byte				51
SPBRG	EUSART B	aud Rate Ge	enerator Re	gister Low I	Byte				51

TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

18.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- 6. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART R	Receive Regi	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	EUSART E	Baud Rate G	enerator Re	gister High	Byte				51
SPBRG	EUSART E	Baud Rate G	enerator Re	gister Low I	Byte				51

TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

NOTES:

19.0 12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 10 inputs for the 28-pin devices and 13 for the 40/44-pin devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

REGISTER 19-1: ADCON0: A/D CONTROL REGISTER 0

U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CHS1 CHS3 CHS2 CHS0 GO/DONE ADON bit 7 bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-2 CHS3:CHS0: Analog Channel Select bits

CHS3:CHS0: Analog Channel
0000 = Channel 0 (AN0)
0001 = Channel 1 (AN1)
0010 = Channel 2 (AN2)
0011 = Channel 3 (AN3)
0100 = Channel 4 (AN4)
0101 = Channel 5 (AN5) ^(1,2)
0110 = Channel 6 (AN6) ^(1,2)
0111 = Channel 7 (AN7) ^(1,2)
1000 = Channel 8 (AN8)
1001 = Channel 9 (AN9)

- 1010 = Channel 10 (AN10)
- 1011 = Channel 11 (AN11)
- 1100 = Channel 12 (AN12
- 1101 = Unimplemented⁽²⁾
- 1110 = Unimplemented⁽²⁾
- 1111 = Unimplemented⁽²⁾
- bit 1 GO/DONE: A/D Conversion Status bit
 - When ADON = 1:
 - 1 = A/D conversion in progress
 - 0 = A/D Idle
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is enabled
 - 0 = A/D converter module is disabled
- **Note 1:** These channels are not implemented on 28-pin devices.
 - 2: Performing a conversion on unimplemented channels will return a floating input measurement.

controls the operation of the A/D module. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in Register 19-3, configures the A/D clock source, programmed acquisition time and justification.

The ADCON0 register, shown in Register 19-1,

U-0	U-0		R/W-	0	R/W-	-0	R/W	- ₀ (1)	R	/W (1)		R/W	1)	R/	W(1)
_	_		VCFG	61	VCFC	G0	PCF	FG3	P	CFG2		PCFC	G1	PC	FG
bit 7		•		•											k
Legend:												(a)			
R = Readab			/ = Writ		t		U = Uı	•		d bit, re					
-n = Value a	at POR	'1	' = Bit i	s set			'0' = B	it is cle	eared		X :	= Bit is	s unkn	lown	
bit 7-6	Unimplon	aantaa	I Dooo	1 00 (0)											
					fi	atian k									
bit 5	VCFG1: V 1 = VREF-	•	Reiefe	ence C	oniigura	alion (JIC (VRE	:F- SOU	ice)						
	1 = VREF- 0 = VSS	(ANZ)													
bit 4	VCFG0: V	/oltage	Refere	ence C	onfiaur	ation ł	oit (VRF		urce)						
~	1 = VREF+	•			e.ingun										
		(· · · · •)	,												
	0 = VDD														
bit 3-0	0 = VDD PCFG3:P	CFG0:	A/D P	ort Cor	nfigurat	ion Co	ontrol b	oits:							
bit 3-0	PCFG3:P								(2)						
bit 3-0									AN5 ⁽²⁾	AN4	AN3	AN2	AN1	ANO	
bit 3-0	PCFG3:P PCFG3: PCFG0	AN12	AN11	AN10	AN9	AN8	AN7 ⁽²⁾	AN6 ⁽²⁾	AN5 ⁽²⁾	AN4	AN3	AN2	AN1	ANO	
bit 3-0	PCFG3:P PCFG3: PCFG0	A AN12	> AN11	A AN10	AN9	AN8	> AN7 ⁽²⁾	> AN6 ⁽²⁾	Α	A	A	A	A	Α	
bit 3-0	PCFG3:P PCFG3: PCFG0 0000(1) 0001	A AN12	A AN11	A AN10	A A	A AN8	AN7⁽²⁾	AN6 ⁽²⁾	A A	A	A	AA	AA	A A	
bit 3-0	PCFG3:P PCFG3: PCFG0 0000(1) 0001 0010	AN12	A 4011	A A	A A A A	AN8	> > > AN7 ⁽²⁾	> > AN6 ⁽²⁾	A A A	A A A	A A A	A A A	A A A	A A A	
bit 3-0	PCFG3:P PCFG3: PCFG0 0000(1) 0001 0010 0011	AN12	A A A A	A 4010	A A A A A A	A A A	P P AN7 ⁽²⁾	A A AN6 ⁽²⁾	A A A A	A A A A	A A A A	A A A A	A A A A	A A A A	
bit 3-0	PCFG3:P PCFG3: PCFG0 0000 ⁽¹⁾ 0001 0010 0011 0100	AN12	D A A A A A A A A A A A A A A A A A A A	AN10 A A	A A A A A A A	A A A A A A	A A A A A A	A ANG(3)	A A A A A	A A A A A	A A A A A	A A A A A	A A A A A	A A A A A	
bit 3-0	PCFG3:P PCFG3: PCFG0 0000(1) 0001 0010 0011 0100 0101	AN12 A A C D C C	AN11 A A A A A A A A	A A A A A A D	A A A A A A A A	A A A A A A A A	V V AN7 ⁽²⁾	A A A A A A A A A A A A A A A A A A A	A A A A A A	A A A A A A	A A A A A A	A A A A A A A	A A A A A A	A A A A A A	
bit 3-0	PCFG3:P PCFG3: PCFG0 0000(1) 0001 0010 0011 0100 0101 0110	AN12	D A A A A A A A A A A A A A A A A A A A	AN10 A A	A A A A A A A	A A A A A A	A A A A A A	A ANG(3)	A A A A A	A A A A A	A A A A A	A A A A A	A A A A A	A A A A A	
bit 3-0	PCFG3:P PCFG0 0000 ⁽¹⁾ 0001 0010 0011 0100 0110 0110 0111 ⁽¹⁾	AN12 A A C C C C C C	AN11 A A D D D	VII0 A A A A D D D	6NV A A A A A A A D	A A A A A A A A	AN7(2) V V V V	A A A A A A A A A A A A A A A A A A A	A A A A A A A A	A A A A A A A A	A A A A A A A A	A A A A A A A A	A A A A A A A	A A A A A A A A	
bit 3-0	PCFG3:P PCFG3: PCFG0 0000(1) 0001 0010 0011 0100 0101 0110	AN12 A C C C C C C C C C C C C C	D D AN11	VIIO D D D D D D D D D D D D D D D D D D D	6NV A A A A A A A D D D	8NV A A A A A A A A A D	AN7(2) A A A A A	A A A A A A A A A A A A A A A A A A A	A A A A A A A	A A A A A A A	A A A A A A A	A A A A A A A	A A A A A A A A	A A A A A A A	
bit 3-0	PCFG3:P PCFG3: PCFG0 0000(1) 0001 0010 0011 0100 0101 0110 0111(1) 1000	AN12 C	D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AN10 A A A A A A A C C C C C C	6 A A A A A A A A A D D D D D	A A A A A A A A D D	A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A A A A A A A A	A A A A A A A A A	A A A A A A A A A	A A A A A A A A A	A A A A A A A A A	A A A A A A A A A	A A A A A A A A A	
bit 3-0	PCFG3:P PCFG0 0000(1) 0001 0010 0011 0100 0101 0110 0111(1) 1000 1001	AN12 C	D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AN10 A A A A A C C C C C C C C C	6NP A A A A A D D D D D	A A A A A A A A D D D D	A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A	A A A A A A A A A A	A A A A A A A A A A	A A A A A A A A A A	A A A A A A A A A A	A A A A A A A A A A	

REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1

Note 1: The POR value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.

D

D

D

D

D

D

D = Digital I/

D

D

D

D

D

D

D

D

D

D

D

D

D

D

D

А

D

D

А

A

D

2: AN5 through AN7 are available only on 40/44-pin devices.

1101

1110

1111

D

D

D

A = Analog input

D

D

D

D

D

D

D

D

D

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit 0
Legend:	1.5		1.14				
R = Readable		W = Writable		-	nented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	ADFM: A/D 1 = Right jus 0 = Left justi		Select bit				
bit 6	Unimpleme	nted: Read as '	0'				
bit 5-3	ACG12:ACG 111 = 20 TAI 110 = 16 TAI 101 = 12 TAI 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD	5	stion Time Se	Hect Dits			
bit 2-0	111 = FRC (0 110 = FOSC/ 101 = FOSC/ 100 = FOSC/	16 4 clock derived fro 32 8	om A/D RC os	cillator) ⁽¹⁾			

REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.



A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 19-1.



The value in the ADRESH:ADRESL registers is unknown following POR and BOR Resets, and is not affected by any other Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 19.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - · Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)

5. Wait for A/D conversion to complete, by either:

• Polling for the GO/DONE bit to be cleared OR

- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

FIGURE 19-2: A/D TRANSFER FUNCTION





FIGURE 19-3: ANALOG INPUT MODEL

19.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding	g capa	acitor is disco	nne	ected from	the
	input p	in.				

EQUATION 19-1: ACQUISITION TIME

To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (4096 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$3V \rightarrow Rss = 4 \ k\Omega$
Temperature	=	85°C (system max.)

TACQ =	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
=	=	TAMP + TC + TCOFF

EQUATION 19-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/4096)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
TC	=	-(Chold)(Ric + Rss + Rs) ln(1/4096)

EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ture c	oefficient is only required for temperatures > 25° C. Below 25° C, TCOFF = 0 ms.
Тс	=	-(Chold)(Ric + Rss + Rs) $\ln(1/4095) \mu s$ -(25 pF) (1 k Ω + 4 k Ω + 2.5 k Ω) ln(0.0004883) μs 1.56 μs
TACQ	=	0.2 μs + 1.56 μs + 1.2 μs 2.96 μs

19.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>), which provides a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

19.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 13 TAD per 12-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 19-1: TAD VS. DEVICE OPERATING FREQUENCIES

A/D Clock S	Assumes TAD Min. = 0.8 μ s	
Operation	ADCS2:ADCS0	Maximum Fosc
2 Tosc	000	2.50 MHz
4 Tosc	100	5.00 MHz
8 Tosc	001	10.00 MHz
16 Tosc	101	20.00 MHz
32 Tosc	010	40.00 MHz
64 Tosc	110	40.00 MHz
RC ⁽²⁾	x11	1.00 MHz ⁽¹⁾

Note 1: The RC source has a typical TAD time of $2.5 \,\mu s$.

2: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or a Fosc divider should be used instead. Otherwise, the A/D accuracy specification may not be met.

19.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used. The ACQT2:ACQT0 bits do not need to be adjusted as the ADCS2:ADCS0 bits adjust the TAD time for the new clock speed. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

19.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Analog conversion on pins configured as digital pins can be performed. The voltage on the pin will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG3:PCFG0 bits in ADCON1 are reset.

19.6 A/D Conversions

Figure 19-4 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 19-5 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TCY wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be set in									
	the same instruction that turns on the A/D.									
	Code should wait at least 3 TAD after									
	enabling the A/D before beginning an									
	acquisition and conversion cycle.									

19.7 Discharge

The discharge phase is used to initialize the value of the holding capacitor. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

FIGURE 19-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



FIGURE 19-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



19.8 Use of the CCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/ DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	—	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
ADRESH	A/D Result Register High Byte								
ADRESL	A/D Result	Register Lo	w Byte						51
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	51
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	51
PORTA	RA7 ⁽²⁾	RA6 ⁽²⁾	RA5	RA4	RA3	RA2	RA1	RA0	52
TRISA	TRISA7 ⁽²⁾	TRISA6 ⁽²⁾	PORTA Da	ta Direction (Control Reg	ister			52
PORTB	RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0								52
TRISB	PORTB Data Direction Control Register								
LATB	PORTB Dat	a Latch Reg	ister (Read	and Write to	Data Latch)				52
PORTE ⁽¹⁾	—	—			RE3 ⁽³⁾	RE2	RE1	RE0	52
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0	52
LATE ⁽¹⁾	—	—	—	—		PORTE Da	ata Latch Re	gister	52

TABLE 19-2:	REGISTERS ASSOCIATED WITH A/D OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers and/or bits are not implemented on 28-pin devices and are read as '0'.

2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

3: RE3 port bit is available only as an input pin when the MCLRE Configuration bit is '0'.

20.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RA0 through RA5, as well as the on-chip voltage reference (see Section 21.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The CMCON register (Register 20-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 20-1.

REGISTER 20-1: CMCON: COMPARATOR CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0
bit 7		•				•	bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 7	$\frac{\text{When C2INV}}{1 = C2 \text{ VIN+}}$ $0 = C2 \text{ VIN+}$ $\frac{\text{When C2INV}}{1 = C2 \text{ VIN+}}$	> C2 VIN- < C2 VIN- <u>′ = 1:</u> < C2 VIN-	ut bit				
bit 6	$\frac{\text{When C1INV}}{1 = C1 \text{ VIN+}}$ $0 = C1 \text{ VIN+}$ $\frac{\text{When C1INV}}{1 = C1 \text{ VIN+}}$	nparator 1 Output <u> </u>	ut bit				
bit 5	1 = C2 outpu	parator 2 Outpu	t Inversion bi	t			
bit 4	C1INV : Comp 1 = C1 outpu	parator 1 Outpu	t Inversion bi	t			
bit 3	When CM2:C 1 = C1 VIN-0 C2 VIN-0	ator Input Swite <u>CM0 = 110:</u> connects to RA: connects to RA: connects to RA:	3/AN3/Vref+ 2/AN2/Vref-/				
		connects to RA					

20.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 20-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 26.0 "Electrical Characteristics"**.

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty, due to input offsets and response time.

20.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).



FIGURE 20-2: SINGLE COMPARATOR

20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal can be applied to either pin of the comparator(s) (see Table 26-2).

20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 21.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

20.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Table 26-2).

20.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexors in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.





20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	If a change in the CMCON register									
	(C1OUT or C2OUT) should occur when a									
	read operation is being executed (start of									
	the Q2 cycle), then the CMIF (PIR2<6>)									
	interrupt flag may not get set.									

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit, CMIF, to be cleared.

20.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

20.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). However, the input pins (RA0 through RA3) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

20.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 20-4: COMPARATOR ANALOG INPUT MODEL



TABLE 20-1:	REGISTERS ASSOCIATED WITH COMPARATOR MODULE
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	51
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	52
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE		EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	—	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	52
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	PORTA Data Latch Register (Read and Write to Data Latch)						
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	ata Direction	n Control Re	egister			52

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PORTA<7:6> and their direction and latch bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

21.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 21-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

21.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 21-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be

used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR3:CVR0)/24) x CVRSRC <u>If CVRR = 0:</u> CVREF = (CVRSRC x 1/4) + (((CVR3:CVR0)/32) x CVRSRC)

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 26-3 in **Section 26.0 "Electrical Characteristics"**).

REGISTER 21-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CVREN: Comparator Voltage Reference Enable bit
	1 = CVREF circuit powered on
	0 = CVREF circuit powered down
bit 6	CVROE: Comparator VREF Output Enable bit ⁽¹⁾
	 1 = CVREF voltage level is also output on the RA2/AN2/VREF-/CVREF pin 0 = CVREF voltage is disconnected from the RA2/AN2/VREF-/CVREF pin
bit 5	CVRR: Comparator VREF Range Selection bit
	 1 = 0 to 0.625 CVRsRc, with CVRsRc/24 step size (low range) 0 = 0.25 CVRsRc to 0.719 CVRsRc, with CVRsRc/32 step size (high range)
bit 4	CVRSS: Comparator VREF Source Selection bit
	 1 = Comparator reference source, CVRSRC = (VREF+) - (VREF-) 0 = Comparator reference source, CVRSRC = VDD - VSS
bit 3-0	CVR3:CVR0: Comparator VREF Value Selection bits ($0 \le (CVR3:CVR0) \le 15$)
	When CVRR = 1 (low range):
	$CVREF = ((CVR3:CVR0)/24) \bullet (CVRSRC)$
	<u>When CVRR = 0 (high range):</u>
	$CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) \bullet (CVRSRC)$

Note 1: CVROE overrides the TRISA<2> bit setting.



FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 26.0 "Electrical Characteristics"**.

21.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

21.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RA2 as a digital output with CVROE enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

FIGURE 21-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	51
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA D	ata Directio	on Control R	egister			52

Legend: Shaded cells are not used with the comparator voltage reference.

Note 1: PORTA pins are enabled based on oscillator configuration.

NOTES:

22.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

PIC18LF2423/2523/4423/4523 devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt. The High/Low-Voltage Detect Control register (Register 22-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in Figure 22-1.

REGISTER 22-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
VDIRMAG	—	IRVST	HLVDEN	HLVDL3(1)	HLVDL2 ⁽¹⁾	HLVDL1 ⁽¹⁾	HLVDL0 ⁽¹⁾
bit 7							bit 0

Legend:										
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 7		VDIRMAG: Voltage Direction Magnitude Select bit								
		1 = Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0)								
	0 = Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0)									
bit 6	-	emented: Read as '0'								
bit 5	IRVST: Internal Reference Voltage Stable Flag bit									
	0 = Indi	 1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range 0 = Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled 								
bit 4	HLVDEN: High/Low-Voltage Detect Power Enable bit									
		1 = HLVD enabled								
	0 = HLV	0 = HLVD disabled								
bit 3-0	HLVDL3:HLVDL0: Voltage Detection Limit bits ⁽¹⁾									
	<pre>1111 = External analog input is used (input comes from the HLVDIN pin) 1110 = Maximum setting</pre>									
	•									
	•									
	•									

Note 1: See Table 26-4 for specifications.

The module is enabled by setting the HLVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.

22.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module (approximately 1.25V). The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of 15 trip point values, or an external voltage input. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL3:HLVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.



FIGURE 22-1: HLVD MODULE BLOCK DIAGRAM (WITH EXTERNAL INPUT)

22.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- 1. Write the value to the HLVDL3:HLVDL0 bits that selects the desired HLVD trip point.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 3. Enable the HLVD module by setting the HLVDEN bit.
- 4. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt, if interrupts are desired, by setting the HLVDIE and GIE bits (PIE2<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

22.3 Current Consumption

When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B. Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.

22.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification parameter D420, may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36.

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 22-2 or Figure 22-3.



FIGURE 22-2: LOW-VOLTAGE DETECT OPERATION (VDIRMAG = 0)

PIC18F2423/2523/4423/4523



22.5 **Applications**

In many applications, the ability to detect a drop below or rise above a particular threshold is desirable. For general battery applications, Figure 22-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "housekeeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit.



TYPICAL LOW-VOLTAGE DETECT APPLICATION


22.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

22.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	50
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OCSFIE	CMIE	—	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP		EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52

TABLE 22-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

NOTES:

23.0 SPECIAL FEATURES OF THE CPU

PIC18LF2423/2523/4423/4523 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18LF2423/2523/4423/ 4523 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled). The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

23.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN			FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002h	CONFIG2L	_	_		BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H	_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300005h	CONFIG3H	MCLRE	_		_		LPT1OSC	PBADEN	CCP2MX	1011
300006h	CONFIG4L	DEBUG	XINST	_	_		LVP	_	STVREN	101-1
300008h	CONFIG5L	—	—	_	—	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB		_	_	_	_	_	11
30000Ah	CONFIG6L	_	—	_	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	_	111
30000Ch	CONFIG7L	_	—	—	_	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0	1111
30000Dh	CONFIG7H	_	EBTRB	_	—	—	—	—	—	-1
3FFFFEh	DEVID1 ⁽²⁾	DEV3	DEV2	DEV1	DEV0	REV3	REV2	REV1	REV0	xxxx xxxx(2)
3FFFFFh	DEVID2 ⁽²⁾	DEV11	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	xxxx xxxx ⁽²⁾

TABLE 23-1: CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, — = unimplemented. Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18LF2423/4423 devices; maintain this bit set.

^{2:} See Register 23-12 and Register 23-13 for DEVID1 and DEVID2 values. DEVID registers are read-only and cannot be programmed by the user.

REGISTER 23-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

R/P-0	R/P-0	U-0	U-0	R/P-0	R/P-1	R/P-1	R/P-1			
IESO	FCMEN		—	FOSC3	FOSC2	FOSC1	FOSC0			
bit 7							bit 0			
Legend:										
R = Readable	e bit	P = Programr	nable bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value wh	nen device is unp	orogrammed		u = Unchange	ed from prograr	mmed state				
bit 7	1 = Oscillator	I/External Osc Switchover mo Switchover mo	ode enabled	ver bit						
bit 6	FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled									
bit 5-4	Unimplemen	ted: Read as '	0'							
bit 3-0	FOSC3:FOSC0: Oscillator Selection bits									
	101x = Exten 1001 = Intern 1000 = Intern 0111 = Exten 0110 = HS os 0101 = EC os 0100 = EC os	al oscillator blo nal RC oscillat scillator, PLL e scillator, port fu scillator, CLKO nal RC oscillat scillator scillator	or, CLKO func- ock, CLKO func- ock, port function, port function nabled (Clock nction on RA6 function on R	ction on RA6 nction on RA6, ion on RA6 an on on RA6 Frequency = 4 6 RA6		ו RA7				

REGISTER 23-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	_	_	BORV1 ⁽¹⁾	BORV0 ⁽¹⁾	BOREN1 ⁽²⁾	BOREN0 ⁽²⁾	PWRTEN ⁽²⁾
bit 7							bit 0
r							
Legend:							

Ecgenia.		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device is	unprogrammed	u = Unchanged from programmed state

bit 7-5	Unimplemented: Read as '0'
---------	----------------------------

- bit 4-3 BORV1:BORV0: Brown-out Reset Voltage bits⁽¹⁾
 - 11 = Minimum setting •
 - 00 = Maximum setting
- bit 2-1 BOREN1:BOREN0: Brown-out Reset Enable bits⁽²⁾
 - 11 = Brown-out Reset enabled in hardware only (SBOREN is disabled)
 - 10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)
 - 01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)
 - 00 = Brown-out Reset disabled in hardware and software
- bit 0 **PWRTEN:** Power-up Timer Enable bit⁽²⁾
 - 1 = PWRT disabled
 - 0 = PWRT enabled

Note 1: See Section 26.1 "DC Characteristics: Supply Voltage" for specifications.

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

REGISTER 23-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1					
_	_	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN					
bit 7							bit (
Legend:												
R = Readat	ole bit	P = Program	mable bit	U = Unimpler	nented bit, read	l as '0'						
-n = Value v	when device is unp	programmed		u = Unchange	ed from prograr	nmed state						
bit 7-5	Unimplement	ted: Read as '	0'									
bit 4-1	WDTPS3:WD	TPS0: Watcho	log Timer Pos	tscale Select b	its							
	1111 = 1:32,7	768	C C									
	1110 = 1:16,3	1110 = 1:16,384										
	1101 = 1:8,19											
	1100 = 1.4,096											
	1011 = 1:2,04	18										
	1010 = 1:1,02	24										
	1001 = 1:512											
	1000 = 1:256											
	0111 = 1:128											
	0110 = 1:64											
	0101 = 1:32											
	0100 = 1:16											
		0011 = 1 :8										
		0010 = 1:4										
	0001 = 1:2											
	0000 = 1:1											
bit 0	WDTEN: Wate	chdog Timer E	nable bit									
	1 = WDT enal	bled										
		bled (control is										

REGISTER 23-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0	U-0	U-0	U-0	R/P-0	R/P-1	R/P-1	
MCLRE		—	—	—	LPT1OSC	PBADEN	CCP2MX	
bit 7							bit 0	
Legend:								
R = Readable	bit	P = Programm	nable bit	U = Unimpler	mented bit, read	as '0'		
-n = Value wh	en device is unp	programmed		u = Unchang	ed from progran	nmed state		
bit 7 bit 6-3	$1 = \overline{\text{MCLR}} \text{ pin}$ 0 = RE3 input	. R Pin Enable I n enabled; RE3 ∷ pin enabled; Ñ t ed: Read as 'n	input pin disa MCLR disable					
bit 2	1 = Timer1 co	ow-Power Time onfigured for lov onfigured for hig	w-power opera	ation				
bit 1	(Affects ADCO 1 = PORTB<4	 0 = Timer1 configured for higher power operation PBADEN: PORTB A/D Enable bit (Affects ADCON1 Reset state. ADCON1 controls PORTB<4:0> pin configuration.) 1 = PORTB<4:0> pins are configured as analog input channels on Reset 0 = PORTB<4:0> pins are configured as digital I/O on Reset 						
bit 0	 a PORTB<4:0> pins are configured as digital I/O on Reset CCP2MX: CCP2 MUX bit a = CCP2 input/output is multiplexed with RC1 b = CCP2 input/output is multiplexed with RB3 							

REGISTER 23-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	R/P-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
DEBUG	XINST	—	—	—	LVP	_	STVREN
bit 7							bit 0

Legend:							
R = Readal	ble bit P = Programmable bit	U = Unimplemented bit, read as '0'					
-n = Value	when device is unprogrammed	u = Unchanged from programmed state					
bit 7	DEBUG: Background Debugger Enable	bit					
	S SS	6 and RB7 configured as general purpose I/O pins 6 and RB7 are dedicated to In-Circuit Debug					
bit 6	bit 6 XINST: Extended Instruction Set Enable bit						
 1 = Instruction set extension and Indexed Addressing mode enabled 0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode) 							
bit 5-3	Unimplemented: Read as '0'						
bit 2	LVP: Single-Supply ICSP™ Enable bit						
	1 = Single-Supply ICSP enabled 0 = Single-Supply ICSP disabled						
bit 1	Unimplemented: Read as '0'						
bit 0	STVREN: Stack Full/Underflow Reset E	nable bit					
	 1 = Stack full/underflow will cause Rese 0 = Stack full/underflow will not cause R 	-					

REGISTER 23-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1				
—	_	—	—	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0				
bit 7							bit 0				
<u> </u>											
Legend:		C = Clearable									
R = Reada	l as '0'										
-n = Value	when device is unp	orogrammed		u = Unchang	ed from prograr	nmed state					
bit 2		06000-007FFI 06000-007FFI rotection bit(1)									
	1 = Block 2 (0	04000-005FFI 04000-005FFI									
bit 1	CP1: Code Pi	otection bit									
		02000-003FFI 02000-003FFI									
bit 0	CP0: Code Pi	otection bit									
	```	1 = Block 0 (000800-001FFFh) not code-protected									

0 = Block 0 (000800-001FFFh) code-protected

**Note 1:** Unimplemented in PIC18LF2423/4423 devices; maintain this bit set.

### REGISTER 23-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	СРВ	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed		u = Unchanged from programmed state

bit 7	CPD: Data EEPROM Code Protection bit
	<ul> <li>1 = Data EEPROM not code-protected</li> <li>0 = Data EEPROM code-protected</li> </ul>
bit 6	<b>CPB:</b> Boot Block Code Protection bit
bit o	1 = Boot Block (000000-0007FFh) not code-protected
	0 = Boot Block (000000-0007FFh)  code-protected
bit 5-0	Unimplemented: Read as '0'

### REGISTER 23-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
bit 7							bit 0

Legend:						
R = Readable bitC = Clearable bit-n = Value when device is unprogrammed		C = Clearable bit	U = Unimplemented bit, read as '0'			
		s unprogrammed	u = Unchanged from programmed state			
bit 7-4	Unimple	mented: Read as '0'				
bit 3 WRT3: Write Protection bit ⁽¹⁾						
<ul><li>1 = Block 3 (006000-007FFFh) not write-protected</li><li>0 = Block 3 (006000-007FFFh) write-protected</li></ul>						
bit 2	WRT2: Write Protection bit ⁽¹⁾					
<ul> <li>1 = Block 2 (004000-005FFFh) not write-protected</li> <li>0 = Block 2 (004000-005FFFh) write-protected</li> </ul>						
bit 1	1 WRT1: Write Protection bit					
	1 = Block 1 (002000-003FFFh) not write-protected 0 = Block 1 (002000-003FFFh) write-protected					
bit 0 <b>WRT0:</b> Write Protection bit 1 = Block 0 (000800-001FFFh) not w 0 = Block 0 (000800-001FFFh) write-			•			

Note 1: Unimplemented in PIC18LF2423/4423 devices; maintain this bit set.

#### REGISTER 23-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC ⁽¹⁾	_	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device	is unprogrammed	u = Unchanged from programmed state

bit 7	WRTD: Data EEPROM Write Protection bit 1 = Data EEPROM not write-protected 0 = Data EEPROM write-protected
bit 6	WRTB: Boot Block Write Protection bit
	<ul><li>1 = Boot Block (000000-0007FFh) not write-protected</li><li>0 = Boot Block (000000-0007FFh) write-protected</li></ul>
bit 5	WRTC: Configuration Register Write Protection bit ⁽¹⁾
	<ul> <li>1 = Configuration registers (300000-3000FFh) not write-protected</li> <li>0 = Configuration registers (300000-3000FFh) write-protected</li> </ul>
bit 4-0	Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

### REGISTER 23-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed		u = Unchanged from programmed state

bit 7-4	Unimplemented: Read as '0'
bit 3	EBTR3: Table Read Protection bit ⁽¹⁾
	<ul> <li>1 = Block 3 (006000-007FFFh) not protected from table reads executed in other blocks</li> <li>0 = Block 3 (006000-007FFFh) protected from table reads executed in other blocks</li> </ul>
bit 2	EBTR2: Table Read Protection bit ⁽¹⁾
	<ul> <li>1 = Block 2 (004000-005FFFh) not protected from table reads executed in other blocks</li> <li>0 = Block 2 (004000-005FFFh) protected from table reads executed in other blocks</li> </ul>
bit 1	EBTR1: Table Read Protection bit
	<ul> <li>1 = Block 1 (002000-003FFFh) not protected from table reads executed in other blocks</li> <li>0 = Block 1 (002000-003FFFh) protected from table reads executed in other blocks</li> </ul>
bit 0	EBTR0: Table Read Protection bit
	<ul> <li>1 = Block 0 (000800-001FFFh) not protected from table reads executed in other blocks</li> <li>0 = Block 0 (000800-001FFFh) protected from table reads executed in other blocks</li> </ul>

Note 1: Unimplemented in PIC18LF2423/4423 devices; maintain this bit set.

### REGISTER 23-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	—	_	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed		u = Unchanged from programmed state

bit 7	Unimplemented: Read as '0'
bit 6	EBTRB: Boot Block Table Read Protection bit
	<ul> <li>1 = Boot Block (000000-0007FFh) not protected from table reads executed in other blocks</li> <li>0 = Boot Block (000000-0007FFh) protected from table reads executed in other blocks</li> </ul>
bit 5-0	Unimplemented: Read as '0'

### REGISTER 23-12: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2423/2523/4423/4523

R	R	R	R	R	R	R	R
DEV3	DEV2	DEV1	DEV0	REV3	REV2	REV1	REV0
bit 7 bit 0							

## Legend:

R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device is u	nprogrammed	u = Unchanged from programmed state

bit 7-4	DEV3:DEV0: Device ID bits
	1101 = PIC18F4423
	1001 = PIC18F4523
	0101 = PIC18F2423
	0001 = PIC18F2523
bit 3-0	REV3:REV0: Revision ID bits
	These bits are used to indicate the device revision.

#### REGISTER 23-13: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2423/2523/4423/4523

R	R	R	R	R	R	R	R
DEV11 ⁽¹⁾	DEV10 ⁽¹⁾	DEV9 ⁽¹⁾	DEV8 ⁽¹⁾	DEV7 ⁽¹⁾	DEV6 ⁽¹⁾	DEV5 ⁽¹⁾	DEV4 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'	
-n = Value when device is	s unprogrammed	u = Unchanged from programmed state	

bit 7-0 DEV11:DEV4: Device ID bits⁽¹⁾

These bits are used with the DEV3:DEV0 bits in the Device ID Register 1 to identify the part number. 0001 0001 = PIC18LF2423/2523 devices

0001 0001 = PIC18LF4423/4523 devices

**Note 1:** These values for DEV11:DEV4 may be shared with other devices. The specific device is always identified by using the entire DEV11:DEV0 bit sequence.

# 23.2 Watchdog Timer (WDT)

For PIC18LF2423/2523/4423/4523 devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
  - 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
  - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.
  - 4: When the FSCM detects a clock failure and switches clock sources, the WDT and postscaler counts are cleared.

### 23.2.1 CONTROL REGISTER

Register 23-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.



## FIGURE 23-1: WDT BLOCK DIAGRAM

#### REGISTER 23-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	_	—	—	—		—	SWDTEN ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			known		

bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾ 1 = Watchdog Timer is on

0 = Watchdog Timer is off

**Note 1:** This bit has no effect if the Configuration bit, WDTEN, is enabled.

## TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	SBOREN ⁽¹⁾		RI	TO	PD	POR	BOR	48
WDTCON	—	—	_	_				SWDTEN	50

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

## 23.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTOSC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.

To use a clock speed other than 1 MHz on wake from Sleep mode, or when a FSCM event occurs, the INTOSC clock source can be preset to provide that speed by modifying the IRCF2:IRCF0 bits immediately after Reset. In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

### 23.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTOSC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power-managed modes, including multiple SLEEP instructions (refer to **Section 3.1.4 "Multiple Sleep Commands**"). In practice, this means that user code can change the SCS1:SCS0 bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.



### FIGURE 23-2: TIMING TRANSITION FOR TWO-SPEED START-UP (INTOSC TO HSPLL)

## 23.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 23-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 23-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition) and
- the WDT is reset.

The frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 23.3.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a clock speed other than 1 MHz on wake from Sleep mode, or when a FSCM event occurs, the INTOSC clock source can be preset to provide that speed by modifying the IRCF2:IRCF0 bits immediately after Reset.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

### 23.4.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock Monitor events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

## 23.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.





#### 23.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the powermanaged clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

### 23.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the primary clock has started. When the primary device clock is in EC or RC mode, monitoring can begin immediately following these events. For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note:	The same logic that prevents false oscilla- tor failure interrupts on POR, or wake from
	Sleep, will also prevent the detection of
	the oscillator's failure to start at all follow-
	ing these events. This can be avoided by
	monitoring the OSTS bit and using a
	timing routine to determine if the oscillator
	is taking too long to start. Even so, no
	oscillator failure interrupt will be flagged.

As noted in **Section 23.3.1** "**Special Considerations for Using Two-Speed Start-up**", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

# 23.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PIC[®] MCU devices.

The user program memory is divided into five blocks. One of these is a boot block of 2 Kbytes. The remainder of the memory is divided into four blocks on binary boundaries. Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 23-5 shows the program memory organization for 16 and 32-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 23-3.

#### FIGURE 23-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18LF2423/2523/4423/4523

MEMORY SI	ZE/DEVICE		Block Code Protection
16 Kbytes (PIC18LF2423/4423)			Controlled By:
Boot Block	Boot Block	000000h 0007FFh	CPB, WRTB, EBTRB
Block 0	Block 0	000800h 001FFFh	CP0, WRT0, EBTR0
Block 1	Block 1	002000h 003FFFh	CP1, WRT1, EBTR1
	Block 2	004000h 005FFFh	CP2, WRT2, EBTR2
	Block 3	006000h 007FFFh	CP3, WRT3, EBTR3
Unimplemented Read '0's	Unimplemented Read '0's		(Unimplemented Memory Space)
		1FFFFFh	

#### TABLE 23-3: SUMMARY OF CODE PROTECTION REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L		—	_		CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	_	—	—	_	—
30000Ah	CONFIG6L	_	—	—	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	-	—	_		—
30000Ch	CONFIG7L	—	—	_	-	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	_	_	—	—		—

Legend: Shaded cells are unimplemented.

**Note 1:** Unimplemented in PIC18LF2423/4423 devices; maintain this bit set.

### 23.5.1 PROGRAM MEMORY CODE PROTECTION

Any location in program memory may be read from, or written to, using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 23-6 through 23-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

## FIGURE 23-6: TABLE WRITE (WRTn) DISALLOWED





#### FIGURE 23-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

### FIGURE 23-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



#### 23.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

#### 23.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

## 23.6 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

# 23.7 In-Circuit Serial Programming

PIC18LF2423/2523/4423/4523 devices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. Block or bulk operations are enabled for VDD of 3.0V to 5.5V

# 23.8 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 23-4 shows which resources are required by the background debugger.

TABLE 23-4:	DEBUGGER RESOURCES
-------------	--------------------

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP/RE3, VDD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

# 23.9 Single-Supply ICSP Programming

The LVP Configuration bit enables Single-Supply ICSP Programming (formerly known as Low-Voltage ICSP Programming or LVP). When Single-Supply Programming is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RE3 pin, but the RB5/KBI1/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

While programming, using Single-Supply Programming mode, VDD is applied to the MCLR/VPP/RE3 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
  - 2: By default, Single-Supply ICSP is enabled in unprogrammed devices (as supplied from Microchip) and erased devices.
  - **3:** When Single-Supply Programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
  - 4: When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RB5/KBI1/PGM then becomes available as the digital I/O pin, RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/ VPP/RE3 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 3.0V to 5.5V.

# 24.0 INSTRUCTION SET SUMMARY

PIC18LF2423/2523/4423/4523 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

## 24.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from these PIC instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 24-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 24-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 24-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 24-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 24.1.1 "Standard Instruction Set" provides a description of each instruction.

## TABLE 24-1: OPCODE FIELD DESCRIPTIONS

Field	Description					
a	RAM access bit					
	a = 0: RAM location in Access RAM (BSR register is ignored)					
	a = 1: RAM bank is specified by BSR register					
bbb	Bit address within an 8-bit file register (0 to 7).					
BSR	Bank Select Register. Used to select the current RAM bank.					
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.					
d	Destination select bit					
	d = 0: store result in WREG					
_	d = 1: store result in file register f					
dest	Destination: either the WREG register or the specified register file location.					
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).					
fs	12-bit Register file address (000h to FFFh). This is the source address.					
f _d	12-bit Register file address (000h to FFFh). This is the destination address.					
GIE	Global Interrupt Enable bit.					
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).					
label	Label name.					
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:					
*	No change to register (such as TBLPTR with table reads and writes)					
*+	Post-Increment register (such as TBLPTR with table reads and writes)					
* _	Post-Decrement register (such as TBLPTR with table reads and writes)					
+*	Pre-Increment register (such as TBLPTR with table reads and writes)					
n	The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions.					
PC	Program Counter.					
PCL	Program Counter Low Byte.					
PCH	Program Counter High Byte.					
PCLATH	Program Counter High Byte Latch.					
PCLATU	Program Counter Upper Byte Latch.					
PD	Power-Down bit.					
PRODH	Product of Multiply High Byte.					
PRODL	Product of Multiply Low Byte.					
S	Fast Call/Return mode select bit					
	s = 0: do not update into/from shadow registers					
	s = 1: certain registers loaded into/from shadow registers (Fast mode)					
TBLPTR	21-bit Table Pointer (points to a program memory location).					
TABLAT	8-bit Table Latch.					
TO	Time-out bit.					
TOS	Top-of-Stack.					
u	Unused or unchanged.					
WDT	Watchdog Timer.					
WREG	Working register (accumulator).					
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.					
Zs	7-bit offset value for indirect addressing of register files (source).					
zd	7-bit offset value for indirect addressing of register files (destination).					
{ }	Optional argument.					
[text]	Indicates an indexed address.					
(text)	The contents of text.					
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.					
$\rightarrow$	Assigned to.					
< >	Register bit field.					
E	In the set of.					
italics	User-defined term (font is Courier New).					

### FIGURE 24-1: GENERAL FORMAT FOR INSTRUCTIONS

FIGURE 24-1:	GENERAL FORMAT FOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	15     10     9     8     7     0       OPCODE     d     a     f (FILE #)       d = 0 for result destination to be WREG register       d = 1 for result destination to be file register (f)       a = 0 to force Access Bank       a = 1 for BSR to select bank       f = 8-bit file register address	ADDWF MYREG, W, B
	Byte to Byte move operations (2-word)	
	15       12       11       0         OPCODE       f (Source FILE #)         15       12       11         1111       f (Destination FILE #)         f = 12-bit file register address	MOVFF MYREG1, MYREG2
	Bit-oriented file register operations	
	15       12 11       9 8 7       0         OPCODE       b (BIT #)       a       f (FILE #)         b = 3-bit position of bit in file register (f)         a = 0 to force Access Bank	BSF MYREG, bit, B
	a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 8 7 0 OPCODE k (literal) k = 8 bit immediate value	MOVLW 7Fh
	k = 8-bit immediate value	
	Control operations	
	CALL, GOTO and Branch operations	
	15         8         7         0           OPCODE         n<7:0> (literal)           15         12         11         0	GOTO Label
	1111 n<19:8> (literal)	
	n = 20-bit immediate value	
	15     8     7     0       OPCODE     S     n<7:0> (literal)       15     12     11     0       1111     n<19:8> (literal)       S = Fast bit	CALL MYFUNC
	15     11     10     0       OPCODE     n<10:0> (literal)	BRA MYFUNC
	15         8         7         0           OPCODE         n<7:0> (literal)	BC MYFUNC

### TABLE 24-2: PIC18FXXXX INSTRUCTION SET

Mnemonic, Operands		Description 0		16-Bit Instruction Word				Status	
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED O	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da0	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	0da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1 ΄	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1 ΄	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	5 u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	-
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	-
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	, í
	, . , .	borrow				-	_	, _, , _ , _	
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	, _

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Neteo
		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIENTED OPERATIONS									
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

### TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTE, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnemonic,		Description	Cycles	16-Bit Instruction Word				Status	Notes
Opera	Operands Description Cycles		MSb			LSb	Affected	Notes	
LITERAL O	OPERAT	TIONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	/IORY ←	PROGRAM MEMORY OPERATION	NS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

## TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

## 24.1.1 STANDARD INSTRUCTION SET

ADD	DLW	ADD Lite	ral to W	,	
Synta	ax:	ADDLW	k		
Oper	rands:	$0 \le k \le 255$	i		
Oper	ration:	(W) + k $\rightarrow$	W		
Statu	us Affected:	N, OV, C, E	DC, Z		
Enco	oding:	0000	1111	kkkk	kkkk
Desc	cription:	The conter 8-bit literal W.			
Word	ds:	1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	6	Q4
	Decode	Read literal 'k'	Proce Data		/rite to W
<u>Exan</u>	nple:	ADDLW :	15h		
	Before Instruc	tion			
	W =	10h			
After Instruction					
		25h			

ADDWF	ADD W to f
Syntax:	ADDWF f {,d {,a}}
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]
Operation:	(W) + (f) $\rightarrow$ dest
Status Affected:	N, OV, C, DC, Z
Encoding:	0010 01da ffff ffff
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1

QC	ycle Activity:					
	Q1		Q2	G	3	Q4
	Decode	-	Read gister 'f'	Proc Da		Write to destination
<u>Exan</u>	<u>nple:</u>	AI	DDWF	REG,	0, 0	
	Before Instruc	tion				
	W REG After Instructio	= = 200	17h 0C2h			
	W REG	=	0D9h 0C2h			

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC ADD W and Carry bit to f						
Syntax:	ADDWFC	f {,d {,;	a}}			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:	(W) + (f) + (	$(C) \rightarrow de$	st			
Status Affected:	N,OV, C, D	C, Z				
Encoding:	0010	00da	ffff	ffff		
Description:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proce Data		Write to estination		
Example:	ADDWFC	REG,	0, 1			
Before Instruct	ion					
Carry bit REG W After Instructio	= 1 = 02h = 4Dh					
Carry bit REG W	= 0 = 02h = 50h					

	DLW	AND Lite	AND Literal with W						
Synta	ax:	ANDLW	k						
Oper	ands:	$0 \le k \le 255$							
Oper	ation:	(W) .AND.	$k \to W$						
Statu	s Affected:	N, Z							
Enco	ding:	0000	1011	kkkk	kkkk				
Desc	ription:	The conten 8-bit literal							
Word	ls:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'k'	Proce Dat		/rite to W				
Exan	<u>nple:</u>	ANDLW	05Fh						
Before Instruction		tion							
	W	= A3h							
	After Instruction	on							
	W	= 03h							

ANDWF	AND W with f	BC	Branch if Carry
Syntax:	ANDWF f {,d {,a}}	Syntax:	BC n
Operands:	$0 \le f \le 255$	Operands:	-128 ≤ n ≤ 127
	d ∈ [0,1] a ∈ [0,1]	Operation:	if Carry bit is '1' (PC) + 2 + 2n $\rightarrow$ PC
Operation:	(W) .AND. (f) $\rightarrow$ dest	Status Affected:	None
Status Affected:	N, Z	Encoding:	1110 0010 nnnn nnnn
Encoding: Description:	0001 $01da$ fffffffffffThe contents of W are ANDed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing 	Words: Cycles: Q Cycle Activity: If Jump: Q1	If the Carry bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2) Q2 Q3 Q4
Words:	Literal Offset Mode" for details.	Decode	Read literal Process Write to PC
	1	No	'n' Data No No No
Cycles:	1	operation	operation operation operation
Q Cycle Activity: Q1	Q2 Q3 Q4	If No Jump:	
Decode	Read Process Write to	Q1	Q2 Q3 Q4
Decode	register 'f' Data destination	Decode	Read literalProcessNo'n'Dataoperation
Example:	ANDWF REG, 0, 0	Example:	HERE BC 5
Before Instruc W REG After Instructio W REG	= 17h = C2h	Before Instruct PC After Instructi If Carry PC If Carry PC	= address (HERE) on = 1; = address (HERE + 12) = 0;

BCF	Bit Clear f	BN	Branch if Negative
Syntax:	BCF f, b {,a}	Syntax:	BN n
Operands:	$0 \le f \le 255$	Operands:	-128 ≤ n ≤ 127
	0 ≤ b ≤ 7 a ∈ [0,1]	Operation:	if Negative bit is '1' (PC) + 2 + 2n $\rightarrow$ PC
Operation:	$0 \rightarrow f < b >$	Status Affected:	None
Status Affected:	None	Encoding:	1110 0110 nnnn nnnn
Encoding: Description:	1001bbbaffffffffBit 'b' in register 'f' is cleared.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select theGPR bank (default).If 'a' is '0' and the extended instructionset is enabled, this instruction operatesin Indexed Literal Offset Addressingmode whenever f $\leq$ 95 (5Fh). SeeSection 24.2.3 "Byte-Oriented andBit-Oriented Instructions in Indexed	Description: Words: Cycles:	If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2)
Words:	Literal Offset Mode" for details.	Q Cycle Activity: If Jump:	
Cycles:	1	Q1	Q2 Q3 Q4
Q Cycle Activity:		Decode	Read literal         Process         Write to PC           'n'         Data         Vite to PC
Q1 Decode	Q2     Q3     Q4       Read     Process     Write       register 'f'     Data     register 'f'	No operation	NoNoNooperationoperationoperation
		If No Jump: Q1	Q2 Q3 Q4
Example: Before Instruc		Decode	Read literal         Process         No           'n'         Data         operation
FLAG_R After Instructio FLAG_R	on	Example: Before Instruct PC After Instructio If Negati PC If Negati PC	= address (HERE) on ve = 1; = address (Jump)

BNC	;	Branch if	Not Carry		BNN	I	Branch if	Not Neg	gative		
Synt	ax:	BNC n			Synta	ax:	BNN n				
Oper	ands:	-128 ≤ n ≤ 1	27		Oper	ands:	-128 ≤ n ≤	127			
Ope	ration:	if Carry bit i (PC) + 2 + 2			Oper	Operation:		if Negative bit is '0' (PC) + 2 + 2n $\rightarrow$ PC			
Statu	is Affected:	None			Statu	s Affected:	None				
Enco	oding:	1110	0011 nni	nn nnnn	Enco	ding:	1110	0111	nnnn	nnnn	
Desc	ription:	If the Carry bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.		Desc	ription:	If the Nega program w The 2's cor added to th incremente instruction, PC + 2 + 2 two-cycle in	ill branch. mplement ie PC. Sind d to fetch the new a n. This ins	number ce the P the next address truction	'2n' is C will have t will be		
Word	ds:	1			Word	ls:	1				
Cycl	es:	1(2)			Cycle	es:	1(2)				
	ycle Activity: Imp:				Q C If Ju	ycle Activity:					
	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Proces Data		/rite to PC	
	No operation	No operation	No operation	No operation		No operation	No operation	No operati	on c	No operation	
If No	o Jump:				lf No	o Jump:					
	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Proces Data		No operation	
<u>Exar</u>	nple:	HERE	BNC Jump		<u>Exan</u>	nple:	HERE	BNN J	ump		
	Before Instruc PC After Instructio If Carry PC If Carry PC	= ade on = 0; = ade = 1;	dress (HERE dress (Jump dress (HERE	)		Before Instruc PC After Instructio If Negati PC If Negati PC	= ac on ve = 0; = ac ve = 1;	<b>ldress</b> (J	ump)	2)	

BNOV		Branch if	Not Overflo	w	BNZ		Branch if	Not Zero		
Syntax:		BNOV n			Synta	ax:	BNZ n			
Operands:		-128 ≤ n ≤ 1	127		Oper	ands:	-128 ≤ n ≤ ′	127		
Operation:		if Overflow (PC) + 2 + 2			Oper	ration: if Zero bit is '0' (PC) + 2 + 2n $\rightarrow$ PC		-		
Status Affecte	ed:	None			Statu	s Affected:	None			
Encoding:		1110	0101 nni	nn nnnn	Enco	ding:	1110	0001 r	nnn	nnnn
Description:		program wil The 2's con added to the incrementer instruction,	nplement num e PC. Since th d to fetch the r the new addre n. This instruct	ber '2n' is e PC will have next ess will be	Desc	ription:	If the Zero I will branch. The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle ir	nplement nu e PC. Since d to fetch th the new ad n. This instru	imber the P( e next dress v	'2n' is C will have will be
Words:		1			Word	ls:	1			
Cycles:		1(2)			Cycle	es:	1(2)			
Q Cycle Acti If Jump:	tivity:				Q C If Ju	ycle Activity: mp:				
Q1	1	Q2	Q3	Q4		Q1	Q2	Q3		Q4
Deco	ode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	W	rite to PC
No	-	No	No	No		No	No	No		No
opera If No Jump:		operation	operation	operation	IF NL	operation	operation	operation	0	peration
li No Jump. Q1		Q2	Q3	Q4		Q1	Q2	Q3		Q4
Deco		Read literal	Process	No		Decode	Read literal	Process		No
		'n'	Data	operation			'n'	Data	0	peration
Example: Before I	Instruc	HERE	BNOV Jump		Exan	n <u>ple:</u> Before Instruc	HERE	BNZ Jui	np	
PC After Ins If C	2	= ad on ow = 0; = ad ow = 1;	dress (HERE dress (Jump dress (HERE	)		PC After Instruction If Zero PC If Zero PC	= ad on = 0; = ad = 1;	dress (HER dress (Jum dress (HER	p)	2)

BRA	A Contraction of the second seco	Unconditional Branch					E
Synt	ax:	BRA n	5				
Oper	rands:	-1024 ≤ n ≤	C				
Oper	eration: $(PC) + 2 + 2n \rightarrow PC$						
Statu	is Affected:	None					. (
Enco	oding:	1101	0nnn	nnni	n nr	nnn	
Desc	cription:	Add the 2's of the PC. Since incremented the new add instruction is	to fetch ress will	will ha the nex be PC -	ve tt instruc + 2 + 2n	tion,	E
Word	ds:	1					
Cycl	es:	2					
QC	ycle Activity:						
	Q1	Q2	(	23	Q4	4	_
	Decode	Read litera 'n'	-	cess ata	Write t	o PC	
	No	No	1	١o	No	C	v
	operation	operation	ope	ration	opera	tion	j
<u>Exar</u>	nple: Before Instru PC After Instructi PC	e a	BRA address address	Jump (HERE) (Jump)			

BSF	Bit Set f			
Syntax:	BSF f, b	{,a}		
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]			
Operation:	$1 \rightarrow f < b >$			
Status Affected:	None			
Encoding:	1000	bbba	ffff	ffff
	If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 24 Bit-Oriente Literal Offs	he BSR i (default). Ind the ex led, this i Literal Of hever f ≤ 	s used to stended in nstruction ifset Addro 95 (5Fh). te-Oriento ctions in	select the operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Dat		Write egister 'f'
Example:	BSF I	FLAG_RE	G, 7, 1	

Before Instruction		
FLAG_REG	=	0Ah
After Instruction		
FLAG_REG	=	8Ah

BTF	SC	Bit Test Fil	le, Skip if Clo	ear	BTF	SS	Bit Test File	e, Skip if Set	t
Synta	ax:	BTFSC f, b	{,a}		Synta	ax:	BTFSS f, b {	{,a}	
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			Oper	ands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$		
Oper	ation:	skip if (f <b>)</b>	= 0		Oper	ation:	skip if (f <b>)</b>	= 1	
Statu	s Affected:	None			Statu	s Affected:	None		
Enco	ding:	1011	bbba ff	ff ffff	Enco	ding:	1010	bbba fff	f ffff
Desc	ription:	instruction is the next instru- and a NOP is this a two-cy If 'a' is '0', th 'a' is '1', the GPR bank (or If 'a' is '0' an set is enable Indexed Lite mode where See Section Bit-Oriented	gister 'f' is '0', t skipped. If bit ruction fetched action executio executed instruc- cle instruction. e Access Bank BSR is used to default). d the extended d, this instructi ral Offset Addr ever $f \le 95$ (5FF <b>24.2.3 "Byte-</b> <b>1 Instructions</b> <b>et Mode"</b> for d	<ul> <li>'b' is 'o', then during the n is discarded ead, making</li> <li>is selected. If</li> <li>o select the</li> <li>l instruction on operates in essing</li> <li>oriented and in Indexed</li> </ul>	Desc	ription:	instruction is the next instru- current instru and a NOP is this a two-cyc If 'a' is '0', the 'a' is '1', the E GPR bank (di If 'a' is '0' and set is enabled in Indexed Lit mode whene See Section Bit-Oriented	Access Bank BSR is used to	b' is '1', then during the is discarded ead, making is selected. If select the instruction on operates dressing ). <b>Driented and</b> <b>in Indexed</b>
Word	s:	1			Word	ls:	1		
Cycle	es:	•	cles if skip and 2-word instruc		Cycle	es:	•	cles if skip and 2-word instruc	
QC	cle Activity:				QC	ycle Activity:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	No operation		Decode	Read register 'f'	Process Data	No operation
lf sk	ip:	regiotor r	Data	oporation	lf sk	ip:	regiotor r	Data	oporation
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
lf sk		by 2-word ins			lf sk		d by 2-word in		
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
	Before Instruct PC After Instructio If FLAG<	FALSE : TRUE : iion = add n 1> = 0;	ress (HERE)	, 1, 0		Before Instruc PC After Instructic If FLAG<	FALSE : TRUE : tion = ado on : :1> = 0;	<b>dress</b> (HERE)	
	PC If FLAG< PC	1> = 1;	ress (TRUE) ress (FALSE)			PC If FLAG< PC	:1> = 1;	dress (FALSE dress (TRUE)	

BTG	Bit Toggle	f		BO	,	Branch if	Overflow	
Syntax:	BTG f, b {,a]	}		Synta	ax:	BOV n		
Operands:	$0 \leq f \leq 255$			Oper	ands:	-128 ≤ n ≤	127	
	0 ≤ b < 7 a ∈ [0,1]			Oper	ation:	if Overflow (PC) + 2 +		
Operation:	$(f < b >) \rightarrow f < b$	0>		Statu	s Affected:	None		
Status Affected:	None			Enco	ding:	1110	0100 m	nnn nnnn
Encoding: Description:	inverted. If 'a' is 'o', th If 'a' is '1', th GPR bank (i If 'a' is 'o' ar set is enable in Indexed L mode when Section 24. Bit-Oriented	a memory loc ne Access Ban ne BSR is use default). nd the extended	hk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed	Word	es: ycle Activity:	program wi The 2's cor added to th incremente instruction,	nplement nur e PC. Since t d to fetch the the new add n. This instrue	nber '2n' is he PC will have next
Words:	1		aotanoi	11 50	Q1	Q2	Q3	Q4
Cycles:	1				Decode	Read literal 'n'	Process Data	Write to PC
Q Cycle Activity: Q1	Q2	Q3	Q4		No operation	No operation	No operation	No operation
Decode	Read register 'f'	Process Data	Write register 'f'	lf No	o Jump:	<b>·</b> ·		<u> </u>
Example: Before Instru		DRTC, 4, 0	)		Q1 Decode	Q2 Read literal 'n'	Q3 Process Data	Q4 No operation
PORTC PORTC After Instruct PORTC	= 0111 0	101 <b>[75h]</b> 101 <b>[65h]</b>		Exan	nple: Before Instruct PC After Instruction If Overflo PC If Overflo PC	= ac on ow = 1; = ac ow = 0;	BOV Jum dress (HER) dress (Jum) dress (HER)	E)

ΒZ		Branch if	Zero						
Synt	ax:	BZ n	BZ n						
Oper	rands:	-128 ≤ n ≤	127						
Ope	ration:	if Zero bit is (PC) + 2 +							
Statu	is Affected:	None							
Enco	oding:	1110	0000	nnnn	nnnn				
Desc	cription:	If the Zero will branch. The 2's cor added to th have increr instruction, PC + 2 + 2 two-cycle ii	nplement le PC. Sir nented to the new a n. This ins	numbe nce the fetch t address structio	er '2n' is PC will he next s will be				
Word	ds:	1	1						
Cycl	es:	1(2)							
	ycle Activity: ump:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'n'	Process Data		Write to PC				
	No	No	No		No				
	operation	operation	operat	ion	operation				
lf No	o Jump:				_				
	Q1	Q2	Q3	1	Q4				
	Decode	Read literal 'n'	Proce Data		No operation				
				4	operation				
<u>Exar</u>	nple:	HERE	BZ C	Jump					
	Before Instruc PC After Instruction If Zero PC	= ad on = 1; = ad		IERE) Tump)					
	lf Zero PC	= 0; = ad	dress (H	IERE +	2)				

Syntax:	CALL k {,s	21			
Operands:	0 ≤ k ≤ 104 s ∈ [0,1]				
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if } s = 1 \\ (W) \rightarrow WS, \\ (STATUS) - \\ (BSR) \rightarrow B \end{array}$	):1> → STATU	JSS,		
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>		110s k ₁₉ kkk	k ₇ k} kkk		kkkk kkkk
	stack. If 's' BSR register respective s STATUSS a update occ 20-bit value CALL is a to	ers are al shadow i and BSR urs (defa e 'k' is loa	so pus registe S. If 's ult). Ti ded in	shed rs, V ' = 0 hen, to P(	into the VS, , no the C<20:1
Words:	2				
Cycles:	2				
Q Cycle Activity: Q1	Q2	Q3			Q4
Decode	Read literal 'k'<7:0>,	PUSH F stac	PC to	'k'•	ad litera <19:8> te to P
No operation	No operation	No opera		ор	No eratior
		CALL	THEF	RΕ,	1
Example:	HERE				
Example: Before Instru PC	iction	s (HERE	)		
CLRF	Clear f	CLRWDT	Clear Watchdog Timer		
--------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------	---------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------		
Syntax:	CLRF f {,a}	Syntax:	CLRWDT		
Operands:	$0 \le f \le 255$	Operands:	None		
	a ∈ [0,1]	Operation:	000h $\rightarrow$ WDT,		
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$		$000h \rightarrow WDT \text{ postscaler,} \\ 1 \rightarrow \overline{TO}, \\ 1 \rightarrow \overline{PD}$		
Status Affected:	Z		$T \rightarrow PD$ TO, PD		
Encoding:	0110 101a ffff ffff	Status Affected:			
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100		
	register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, TO and PD, are set.		
	If 'a' is '0' and the extended instruction	Words:	1		
	set is enabled, this instruction operates in Indexed Literal Offset Addressing	Cycles:	1		
	mode whenever f $\leq$ 95 (5Fh). See	Q Cycle Activity:			
	Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed	Q1	Q2 Q3 Q4		
	Literal Offset Mode" for details.	Decode	No Process No		
Words:	1		operation Data operation		
Cycles:	1	Example:	CLRWDT		
Q Cycle Activity:		Before Instruc			
Q1	Q2 Q3 Q4	WDT Co			
Decode	ReadProcessWriteregister 'f'Dataregister 'f'	After Instructio WDT Co WDT Pos	unter = 00h		
Example:	CLRF FLAG REG, 1	TO	= 1		
Before Instruc FLAG_R After Instructic FLAG_R	tion EG = 5Ah on	PD	= 1		

COMF	Complement f		CPFSEQ	Compare f	f with W, Sk	kip if f = W
Syntax:	COMF f {,d {,a}}		Syntax:	CPFSEQ f	f {,a}	
Operands:	0 ≤ f ≤ 255		Operands:	$0 \leq f \leq 255$		
	d ∈ [0,1]			a ∈ [0,1]		
	a ∈ [0,1]		Operation:	(f) - (W),	14/1	
Operation:	$(\overline{f}) \rightarrow dest$			skip if (f) = (\ (unsigned co		
Status Affected:	N, Z		Status Affected:	None	empaneen)	
Encoding:	0001 11da ff	ff ffff	Encoding:		001a ffi	ff ffff
Description:	The contents of register "	f' are	Description:			data memory
Words: Cycles:	complemented. If 'd' is '0 stored in W. If 'd' is '1', th stored back in register 'f' If 'a' is '0', the Access Ba If 'a' is '1', the BSR is use GPR bank (default). If 'a' is '0' and the extend set is enabled, this instru in Indexed Literal Offset / mode whenever $f \le 95$ (5 Section 24.2.3 "Byte-Or Bit-Oriented Instruction Literal Offset Mode" for 1	e result is (default). nk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and is in Indexed	, p	location 'f' to performing a If 'f' = W, the discarded ar instead, mak- instruction. If 'a' is '0', th If 'a' is '1', th GPR bank (o If 'a' is '0' an set is enable in Indexed L mode where Section 24.2	the contents an unsigned s en the fetched nd a NOP is ex king this a two ne Access Bar ne BSR is use default).	of W by ubtraction. I instruction is eccuted b-cycle hk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed
Q Cycle Activity:					et mode 101	uelans.
Q1	Q2 Q3	Q4	Words:	1		
Decode	Read Process register 'f' Data	Write to destination	Cycles:		cles if skip an 2-word instru	
			Q Cycle Activity:			
Example:	COMF REG, 0, 0		Q1	Q2	Q3	Q4
Before Instruc	ction		Decode	Read	Process	No
REG	= 13h			register 'f'	Data	operation
After Instructi REG	= 13h		If skip:	00	00	04
W	= ECh		Q1 No	Q2 No	Q3 No	Q4 No
			operation	operation	operation	operation
			If skip and followe			
			Q1	Q2	Q3	Q4
			No	No	No	No
			operation	operation	operation	operation
			No operation	No operation	No operation	No operation
				operation	operation	operation
			Example:	NEQUAL	CPFSEQ REG : :	;, O
			Before Instruc PC Addr W REG After Instructio	ess = HEF = ? = ?	RE	
			If REG	= W;		
			PC If REG	= Ado ≠ W·	dress (EQUA	L)

CPF	SGT	Compare	f with W, Sk	ip if f > W
Synta	ax:	CPFSGT	f {,a}	
	ands:	0 ≤ f ≤ 255		
•		a ∈ [0,1]		
Oper	ation:	(f) - (W),		
		skip if $(f) > (f)$		
		(unsigned c	omparison)	
Statu	s Affected:	None		
Enco	ding:	0110	010a fff	f ffff
Desc	ription:	location 'f' tr performing J If the conter contents of instruction is executed in two-cycle in If 'a' is '0', tl If 'a' is '0', tl If 'a' is '0', and GPR bank ( If 'a' is '0' and set is enable in Indexed I mode when Section 24. Bit-Oriente	he Access Bar he BSR is used	of the W by ubtraction. eater than the he fetched hd a NOP is this a hk is selected. d to select the ed instruction tion operates addressing Fh). See ented and s in Indexed
Word	ls:	1		
Cycle		1(2)		
Cyon		. ,	cles if skip and	d followed
		by a	2-word instrue	ction.
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read	Process	No
		register 'f'	Data	operation
lf sk		0.0	0.0	<u>.</u>
	Q1 No	Q2 No	Q3 No	Q4 No
	operation	operation	operation	operation
lf sk	ip and followed			operation
2.1	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
	No	No	No	No
	operation	operation	operation	operation
<u>Exan</u>	nple:	HERE NGREATER GREATER	CPFSGT RE : :	G, 0
	Before Instruc	tion		
	PC		dress (HERE)	)
	W	= ?	. ,	
	After Instructio	n		
		14/		
	If REG	> W;		
	IF REG PC	= Ad	dress (GREAT	TER)
		= Ad ≤ W;	dress (GREAT	

CPFSLT	Compare	f with W, Sk	kip if f < W			
Syntax:	CPFSLT	f {,a}				
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]					
Operation:	• • • • •	(f) – (W), skip if (f) < (W) (unsigned comparison)				
Status Affected:	None					
Encoding:	0110	000a ffi	ff ffff			
Description:	location 'f' t performing If the conte contents of instruction executed ir two-cycle ir If 'a' is '0', t If 'a' is '1', t	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
Words:	1					
Cycles:		cycles if skip ar a 2-word instru				
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	No operation			
If skip:	regiotoi i	2010	operation			
Q1	Q2	Q3	Q4			
No	No	No	No			
operation If skip and follow	operation	operation	operation			
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
No	No	No	No			
operation	operation	operation	operation			
Example:	NLESS	CPFSLT REG, : :	1			
Before Instru PC W After Instruct	= Ac = ?	dress (HERE	)			
If REG PC If REG	< ₩ = Ac ≥ ₩	dress (LESS);				
PC	= Ac	dress (NLES:	S)			

DAW	Decimal A	Adjust W Re	gister	DECF		Decremer	nt f	
Syntax:	DAW			Syntax		DECF f{,c	l {,a}}	
Operands: Operation:	-	> 9] or [DC = 1	•	Operar	nds:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]		
	(W<3:0>) + else (W<3:0>) -	6 → W<3:0>; → W<3:0>;			Affected:	(f) – 1 → de C, DC, N, C	IV, Z	
	(W<7:4>) + else	+ DC > 9] or [C - 6 + DC $\rightarrow$ W DC $\rightarrow$ W<7:4	<7:4> ;	Encodi Descrij	-	result is sto	olda ff register 'f'. If ' red in W. If 'd' red back in re	d' is '0', the ' is '1', the
Status Affected Encoding:	C 0000	0000 000	00 0111					nk is selected. d to select the
Description:	resulting fro variables (e	s the eight-bit om the earlier a each in packed es a correct pa	addition of two BCD format)			set is enabl in Indexed I mode when	nd the extend ed, this instru- _iteral Offset $A$ ever f ≤ 95 (5	Fh). See
Words:	1						.2.3 "Byte-Or	iented and is in Indexed
Cycles:	1						et Mode" for	
Q Cycle Activit	iy:			Words	:	1		
Q1	Q2	Q3	Q4	Cycles	:	1		
Decode	e Read register W	Process Data	Write W	Q Cyc	cle Activity:			
Example 1:	DAW			Г	Q1 Decode	Q2 Read	Q3 Process	Q4 Write to
Before Ins						register 'f'	Data	destination
W	= A5h = 0			Examp	le:	DECF (	CNT, 1, 0	
DC After Instru W C	= 0				efore Instruc CNT Z fter Instructi	= 01h = 0 on		
DC <u>Example 2</u> :	= 0				CNT Z	= 00h = 1		
Before Ins	truction							
W C DC After Instru	= CEh = 0 = 0 uction							
W C DC	= 34h = 1 = 0							

DECFSZ		Decreme	nt f, Skip if	0			
Syntax:		DECFSZ	DECFSZ f {,d {,a}}				
Operands:		0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:		(f) – 1 $\rightarrow$ d skip if resu					
Status Affect	cted:	None	None				
Encoding:		0010	0010 11da ffff ffff				
Description: The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction which is already fetched, is discarded and a NOP is executed instead, mak it a two-cycle instruction. If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank (default). If 'a' is '0' and the extended instructing set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				the result is he result is ' (default). At instruction, is discarded astead, making ank is selected. ad to select the ded instruction action operates Addressing SFh). See riented and ns in Indexed			
Words:		1					
Cycles: Q Cycle Ad	ativ (it) (:		ycles if skip ar a 2-word instr				
•	21 21	Q2	Q3	Q4			
	code	Read register 'f'	Process	Write to destination			
If skip:							
0	Q1	Q2	Q3	Q4			
	lo	No	No	No			
	ation	operation	operation	operation			
•		d by 2-word ir		04			
	Q1 No	Q2 No	Q3 No	Q4 No			
	ation	operation	operation	operation			
	lo ation	No operation	No operation	No operation			
Example:		HERE	DECFSZ GOTO	CNT, 1, 1 LOOP			
		CONTINUE		1001			
P After II C If	e Instruc C Instructio NT CNT PC CNT PC PC	tion = Addres on = CNT – = 0;	S (HERE) 1 S (CONTINU				

DCF	SNZ	Decremer	nt f, Skip if N	lot 0		
Synta	ax:	DCFSNZ	f {,d {,a}}			
Oper	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]			
Oper	ration:	(f) – 1 $\rightarrow$ de skip if resul				
Statu	is Affected:	None				
Enco	oding:	0100	11da fff	f ffff		
Description:       The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched discarded and a NOP is executed instead, making it a two-cycle instruction.         If 'a' is '0', the Access Bank is select If 'a' is '0', the BSR is used to select GPR bank (default).         If 'a' is '0' and the extended instruction oper in Indexed Literal Offset Addressin mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented are Bit-Oriented Instructions in Index Literal Offset Mode" for details.				the result is e result is (default). next dy fetched, is eccuted ycle k is selected. d to select the ed instruction tion operates addressing Fh). See tented and s in Indexed		
Word	ds:	1				
Cycle	es:		cycles if skip a a 2-word instr			
QC	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read	Process	Write to		
., .		register 'f'	Data	destination		
lf sk		00	00	04		
	Q1 No	Q2 No	Q3 No	Q4 No		
	operation	operation	operation	operation		
lf sk	ip and followed	-				
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No	No	No	No		
	operation	operation	operation	operation		
<u>Exar</u>		ZERO NZERO	DCFSNZ TEM : :	IP, 1, 0		
	Before Instruc TEMP After Instructio	=	?			
	TEMP If TEMP PC If TEMP PC	= = ≠ =	TEMP – 1, 0; Address (2 0; Address (1			

© 2007 Microchip Technology Inc.

GOT	0	Uncondit	ional Branc	h	INCF	Incremen	nt f		
Synta	ax:	GOTO k			Syntax:	INCF f{,c	d {,a}}		
Oper	ands:	$0 \le k \le 104$	8575		Operands:	$0 \le f \le 255$			
Oper	ation:	$k \rightarrow PC < 20$	):1>			d ∈ [0,1] a ∈ [0,1]			
Statu	s Affected:	None			Operation:	$a \in [0, 1]$ (f) + 1 $\rightarrow$ definition	est		
Enco	0				Status Affected:	C, DC, N,			
	ord (k<7:0>) vord(k<19:8>)	1110 1111	1111 k ₇ k k ₁₉ kkk kki	0	Encoding:	0010	10da	ffff	ffff
Desc	ription:	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.		Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected		result is esult is ifault). s selected.		
Word	s:	2				lf 'a' is '1', t GPR bank			select the
Cycle	es:	2				If 'a' is '0' a	· /		nstruction
QC	ycle Activity:					set is enab	,		•
i	Q1	Q2	Q3	Q4		in Indexed mode wher			0
	Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC		Section 24 Bit-Oriente Literal Off	l.2.3 "Byt ed Instru	te-Orien ctions ir	ted and n Indexed
	No operation	No operation	No operation	No operation	Words:	1			
					Cycles:	1			
<u>Exan</u>	<u>nple:</u>	GOTO THE	RE		Q Cycle Activity:				
	After Instructio				Q1	Q2	Q3		Q4
	PC =	Address (T	HERE)		Decode	Read register 'f'	Proce Data		Write to estination
					Example:	INCF	CNT, 1	1, 0	
					Before Instruc CNT C C DC	ction = FFh = 0 = ? = ?			

= = =

After Instruction

CNT Z C DC

ffff e result is esult is fault). struction, liscarded ad, making s selected. o select the nstruction n operates ressing . See ted and o Indexed ails.
e result is esult is fault). struction, liscarded ad, making s selected. o select the nstruction n operates ressing . See ted and n Indexed
e result is esult is fault). struction, liscarded ad, making s selected. o select the nstruction n operates ressing . See ted and n Indexed
e result is esult is fault). struction, liscarded ad, making s selected. o select the nstruction n operates ressing . See ted and n Indexed
e result is esult is fault). struction, liscarded ad, making s selected. o select the nstruction n operates ressing . See ted and n Indexed
result is esult is fault). struction, liscarded ad, making s selected. o select the nstruction n operates ressing . See ted and n Indexed
llowed n.
Q4
Write to estination
Q4
No
operation
Q4
No
operation
No
operation
1, 0

INFS	SNZ	Incremen	t f, Skip if N	ot 0			
Synta	ax:	INFSNZ f	INFSNZ f {,d {,a}}				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]				
Oper	ation:	· · /	(f) + 1 $\rightarrow$ dest, skip if result $\neq$ 0				
Statu	is Affected:	None					
Enco	oding:	0100	10da ffi	ff ffff			
Desc	ription:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, i discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select th GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ds:	1					
Cycle	es:	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
		register 'f'	Data	destination			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
14 - 1	operation	operation		operation			
If SK	ip and followe			0.4			
	Q1	Q2	Q3	Q4			
	No	No	No	No operation			
	operation	operation	operation				
	No operation	No operation	No operation	No operation			
	operation	operation	operation	operation			
<u>Exan</u>	nple:	HERE I	INFSNZ REG	, 1, O			

 $\begin{array}{c} \text{ZERO} \\ \text{NZERO} \\ \text{Before Instruction} \\ \text{PC} &= \text{Address} (\text{HERE}) \\ \text{After Instruction} \\ \text{REG} &= \text{REG} + 1 \\ \text{If REG} \neq 0; \\ \text{PC} &= \text{Address} (\text{NZERO}) \\ \text{If REG} &= 0; \\ \text{PC} &= \text{Address} (\text{ZERO}) \\ \end{array}$ 

IORLW		Inclusive	clusive OR Literal with W				
Syntax:		IORLW k					
Operands:		$0 \le k \le 258$	5				
Operation:		(W) .OR. k	(W) .OR. $k \rightarrow W$				
Status Affeo	cted:	N, Z					
Encoding:		0000	1001	kkkk	kkkk		
Description	:	The conter eight-bit lit W.			d with the is placed in		
Words:		1					
Cycles:		1					
Q Cycle A	ctivity:						
(	Q1	Q2	Q3	3	Q4		
De	code	Read literal 'k'	Proce Dat		Write to W		
Example:		IORLW	35h				
Before	Before Instruction						

Syntax: Operands: Operation: Status Affected: Encoding: Description:	$\begin{array}{l} \text{IORWF} \\ 0 \leq f \leq 253 \\ d \in [0,1] \\ a \in [0,1] \\ (W) . OR. \\ N, Z \\ \hline 0 0 0 1 \\ \hline \text{Inclusive } 0 \end{array}$	(f) → dest		
Operation: Status Affected: Encoding:	$d \in [0,1] \\ a \in [0,1] \\ (W) .OR. \\ N, Z \\ 0001$	(f) → dest		
Status Affected: Encoding:	N, Z			
Encoding:	0001	0.0.1-		
0		0.0.1.		
Description:		00da	ffff	ffff
	<ul> <li>'0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).</li> <li>If 'a' is '0', the Access Bank is selected.</li> <li>If 'a' is '1', the BSR is used to select the GPR bank (default).</li> <li>If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See</li> <li>Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.</li> </ul>			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	i	Q4
Decode	Read register 'f'	Proce Dat		Vrite to stination
Example: Before Instructio	n	RESULT,	0, 1	

Inclusive OR W with f

W	=	BFh

=

9Ah

W

After Instruction

IDRWF				
Before Instruct	tion			
RESULT	=	13h		
W	=	91h		
After Instructio	n			
RESULT	=	13h		
W	=	93h		

IORWF

LFS	R	Load FS	R		
Synta	ax:	LFSR f, k	(		
Oper	ands:	$0 \le f \le 2$ $0 \le k \le 40$	95		
Oper	ation:	$k \to FSRf$			
Statu	s Affected:	None			
Enco	ding:	1110 1111	1110 0000	00ff k ₇ kkk	k ₁₁ kkk kkkk
Desc	ription:	The 12-bit File Select			
Word	ls:	2			
Cycle	es:	2			
Q Cycle Activity:					
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k' MSB	Proce Data		Write literal 'k' MSB to FSRfH
	Decode	Read literal 'k' LSB	Proce Data		/rite literal ' to FSRfL
<u>Exan</u>	n <u>ple:</u> After Instructio FSR2H FSR2L	= 03	3ABh 3h Bh		

MO	VF	Move f					
Synta	ax:	MOVF f	MOVF f {,d {,a}}				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ration:	$f \to \text{dest}$					
Statu	is Affected:	N, Z	N, Z				
Enco	oding:	0101	00da	ffff	ffff		
		The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the ASR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ds:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proce Dat		Vrite W		
Exan	nple:	MOVF F	REG, 0,	0			
	Before Instruction REG = 22h						

= FFh

22h

22h

=

=

W

W

After Instruction REG

MOVFF	Move f to	o f			
Syntax:	MOVFF f	MOVFF f _s ,f _d			
Operands:	$\begin{array}{l} 0 \leq \mathrm{f_s} \leq 40 \\ 0 \leq \mathrm{f_d} \leq 40 \end{array}$				
Operation:	$(f_s) \rightarrow f_d$				
Status Affected:	None				
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d	
Description:	The conter moved to a Location o in the 4096 FFFh) and can also b FFFh. Either sou (a useful s MOVFF is p transferrin peripheral buffer or a The MOVFI PCL, TOS destination	destinatio f source f 5-byte dat l location e anywhe rce or des pecial situ particularly g a data n register (f n I/O port F instructi U, TOSH	n register $f_{s}$ can be a space (C of destinative from 00 stination cauation). y useful for hemory loc such as the ). on cannot	f _d '. anywhere 000h to ion 'f _d ' 00h to an be W r ation to a e transmit use the	
Words:	2				
Cycles:	2 (3)				
Q Cycle Activity:					
01	$\cap 2$	03	2	$O_4$	

MOVLB	Move Lite	Move Literal to Low Nibble in BSR			
Syntax:	MOVLW	MOVLW k			
Operands:	$0 \le k \le 255$	5			
Operation:	$k \to BSR$	$k \rightarrow BSR$			
Status Affected:	None				
Encoding:	0000	0001	kkkk	kkkk	
Description:	The eight-b Bank Selec of BSR<7:4 regardless	ct Register 4> always	r (BSR). 1 remains	The value '0',	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read literal 'k'	Proces Data		ite literal to BSR	
Example:	MOVLB	5			
Before Instruc BSR Reg After Instructic BSR Reg	jister = 02 on				

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:	MOVFF	REG1,	REG2
Before Instruction	on		
REG1	=	33h	
REG2	=	11h	

ILEO1	_	0011
REG2	=	11h
After Instruction		
REG1	=	33h
REG2	=	33h

MO\	/LW	Move Lit	Move Literal to W			
Synta	ax:	MOVLW	MOVLW k			
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$			
Oper	ation:	$k\toW$	$k\toW$			
Statu	s Affected:	None				
Enco	ding:	0000	0000 1110 kkkk kkkk			
Desc	ription:	The eight-bit literal 'k' is loaded into W.				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	5	Q4	
	Decode	Read literal 'k'	Proce Dat		Vrite to W	
<u>Exan</u>	nple:	MOVLW	5Ah			
	After Instruction					

= 5Ah

W

MOVWF	Move W	to f			
Syntax:	MOVWF	f {,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$(W) \to f$				
Status Affected:	None				
Encoding:	0110	111a	ffff	ffff	
Description:	Move data Location ' 256-byte I If 'a' is 'o', If 'a' is '1', GPR bank If 'a' is 'o' set is enal in Indexed mode whe Section 2 Bit-Orient Literal Of	f' can be a bank. the Access the BSR is ( (default). and the ex- bled, this is I Literal O enever $f \leq$ 4.2.3 "By ted Instru	ss Bank is s used to ktended ir nstruction ffset Addr 95 (5Fh). te-Orient ctions in	in the selected. select the astruction operates essing See ed and Indexed	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
	<b>D</b> 1	5		141.1	

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'
	-		-

Example: MOVWF REG, 0

Before Instruction

201010 11010		
W	=	4Fh
REG	=	FFh
After Instruct	ion	
W	=	4Fh
REG	=	4Fh

© 2007 Microchip Technology Inc.

MULLW	Multiply I	Literal with	W	MULWF	Multiply	W with f	
Syntax:	MULLW	k		Syntax:	MULWF	f {,a}	
Operands:	$0 \le k \le 255$	5		Operands:	$0 \le f \le 255$	5	
Operation:	(W) x k $\rightarrow$	PRODH:PROI	DL		a ∈ [0,1]		
Status Affected:	None			Operation:	(W) x (f) –	→ PRODH:PR	ODL
Encoding:	0000	1101 kkl	kk kkkk	Status Affected:	None		
Description:	An unsigne	ed multiplicatio	n is carried	Encoding:	0000	001a ff	ff ffff
	8-bit literal placed in th pair. PROE W is uncha None of the Note that n possible in	in the contents 'k'. The 16-bit he PRODH:PF DH contains the anged. e Status flags heither Overflor this operation but not detect	result is RODL register e high byte. are affected. w nor Carry is . A Zero result	Description:	An unsigned multiplication is ca out between the contents of W a register file location 'f'. The 16-l result is stored in the PRODH:P register pair. PRODH contains t high byte. Both W and 'f' are unchanged. None of the Status flags are affe Note that neither Overflow nor C		ts of W and the The 16-bit RODH:PROD ontains the f' are are affected.
Words:	1				•	n this operatio	
Cycles:	1					ossible but no the Access B	
Q Cycle Activity:					selected.	lf 'a' is '1', the	BSR is used
Q1	Q2	Q3	Q4			he GPR bank and the extend	· · ·
Decode	Read literal 'k' MULLW	Process Data	Write registers PRODH: PRODL		set is enal operates i Addressin f ≤ 95 (5Fl <b>"Byte-Ori</b>	bled, this instr n Indexed Lite g mode when h). See <b>Sectic</b> ented and Bit ns in Indexed	ruction eral Offset ever on 24.2.3 t-Oriented
Before Instruc				Words:	1		
W PRODH		2n		Cycles:	1		
PRODL	= ?			Q Cycle Activity:			
After Instructi W	on = E2	2h		Q1	Q2	Q3	Q4
PRODH PRODL		Dh		Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL
				Example: Before Instru	MULWF	REG, 1	

**Before Instruction** W C4h = REG = B5h PRODH = ?? PRODL After Instruction W = C4h REG PRODH PRODL B5h 8Ah = = 94h

NEGF	Negate f						
Syntax:	NEGF f	{,a}					
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:	$(\overline{f}) + 1 \rightarrow$	f					
Status Affected:	N, OV, C, I	DC, Z					
Encoding:	0110	110a	ffff	ffff			
Description:	Location 'f compleme data memo If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 2: Bit-Orient Literal Off	nt. The re- bry location the Access the BSR i (default) and the e bled, this i Literal O never $f \leq$ 4.2.3 "By ed Instru	esult is plac on 'f'. ss Bank is s used to s xtended in instruction ffset Addre 95 (5Fh). te-Oriente ictions in	ced in the selected. select the struction operates essing See ed and Indexed			
Words:	1						
Cycles:	1						

NOF	)	No Operation					
Synta	ax:	NOP					
Oper	ands:	None					
Oper	ation:	No operati	on				
Statu	s Affected:	None					
Enco	ding:	0000 0000 0000 0000					
		1111	1111 xxxx xxxx xxxx				
Desc	ription:	No operati	No operation.				
Word	ls:	1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q	3		Q4	
	Decode	No	No	)		No	
		operation	opera	tion	op	peration	

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

Before Instruct	ion			
REG	=	0011	1010	[3Ah]
After Instructio	n			
REG	=	1100	0110	[C6h]

POP	Рор Тор	p of Return Stack				
Syntax:	POP					
Operands:	None					
Operation:	$(TOS) \to b$	it bucket				
Status Affected:	None					
Encoding:	0000	0000	0000	0110		
Description:	stack and i then becon was pushe This instrue the user to	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	No operation	POP TO value		No peration		
Example:	POP GOTO	NEW				
Before Instruc TOS Stack (1	ction level down)		31A2h 4332h			
After Instructi TOS PC	on		4332h ∃W			

PUS	6H	Push Top	ush Top of Return Stack			
Synt	ax:	PUSH				
Oper	ands:	None				
Oper	ration:	(PC + 2) $\rightarrow$	TOS			
Statu	is Affected:	None				
Enco	oding:	0000	0000	000	0	0101
Desc	ription:	The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack.				TOS stack. enting a OS and
Word	ds:	1	1			
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	(	23		Q4
	Decode	PUSH PC + 2 onto return stack	No operation		oţ	No peration
<u>Exar</u>	nple:	PUSH				
	Before Instruc TOS PC	tion	= =	345Ah 0124h		
	After Instruction PC TOS Stack (1	on level down)	= = =	0126h 0126h 345Ah		

RCALL	Relative Call					
Syntax:	RCALL r	۱				
Operands:	-1024 ≤ n :	≤ 1023				
Operation:	$\begin{array}{l} (PC) + 2 \to TOS, \\ (PC) + 2 + 2n \to PC \end{array}$					
Status Affected:	None					
Encoding:	1101 1nnn nnnn nnnn					
Description:	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.					
Words:	1					

Cycles:	

Q Cycle Activity:

Q1	Q2 Q3		Q4
Decode	Read literal 'n'	Process Data	Write to PC
	PUSH PC to stack		
No	No	No	No
operation	operation	operation	operation

Example: HERE RCALL Jump

2

Before Instruction

PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2)

RES	ET	Reset					
Synta	ax:	RESET					
Oper	ands:	None	None				
Oper	ation:		Reset all registers and flags that are affected by a MCLR Reset.				
Statu	s Affected:	All					
Enco	ding:	0000 0000 1111			1111		
Desc	ription:	This instruction of the termination of term					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Start	No		No		
		Reset	opera	tion o	peration		

Example:

After Instruction

Registers = Reset	Value
Flags* = Reset	Value

RESET

RET	FIE	Return from Interrupt		RET	ſLW	Return Li	Return Literal to W			
Synt	ax:	RETFIE {	\$}		Synt	ax:	RETLW k			
Oper	rands:	$s \in [0,1]$			Ope	rands:	$0 \le k \le 255$			
Oper	ration:	if s = 1	EH or PEIE/G	IEL	Ope	ration:	· · ·	$k \rightarrow W,$ (TOS) $\rightarrow$ PC, PCLATU, PCLATH are unchanged		
		$(WS) \rightarrow W,$			Statu	us Affected:	None			
		· · · · · ·	STATUSS) $\rightarrow$ STATUS, 3SRS) $\rightarrow$ BSR,		Enco	oding:	0000	1100 kk	kk kkkk	
		PCLATU, PCLATH are unchanged		Dese	cription:	n: W is loaded with the eight-bit literal 'k				
Statu	is Affected:	GIE/GIEH,	PEIE/GIEL.				1 0		baded from the	
Enco	oding:	0000 0000 0001 000s				•	tack (the retui Idress latch (I	,		
Desc	cription:	Return from	n interrupt. Sta	ck is popped	1		remains un	`	02)	
		and Top-of-Stack (TOS) is loaded into		Wor	ds:	1				
			he PC. Interrupts are enabled by setting either the high or low priority			es:	2			
		-	rupt enable bit		QC	Cycle Activity:				
			the shadow re	0		Q1	Q2	Q3	Q4	
			and BSRS, are loaded into sponding registers, W,			Decode	Read	Process	POP PC	
			d BSR. If 's' =	, I			literal 'k'	Data	from stack, Write to W	
			gisters occurs	(default).		No	No	No	No	
Word		1				operation	operation	operation	operation	
Cycl	es:	2								
QC	ycle Activity:				<u>Exar</u>	<u>mple:</u>				
	Q1	Q2	Q3	Q4	ı		M souto	wa tabla		
	Decode	No operation	No operation	POP PC from stack		CALL TABLE	; W contain; offset w			
		operation	operation	Set GIEH or			; W now ha			
				GIEL			; table va	alue		
	No	No	No	No	TAB	: LE				
	operation	operation	operation	operation	J	ADDWF PCL	; W = offs			
<b>-</b>						RETLW k0 RETLW k1	; Begin ta	able		
<u>Exar</u>		RETFIE :	L			REILW KI	i			
	After Interrupt PC		= TOS			:				
	W BSR		= WS			RETLW kn	; End of t	able		
	STATUS	H, PEIE/GIEL	= BSRS = STATL = 1	ISS		Before Instruc W	tion = 07h			
						After Instruction	-			
						W	= value of	kn		

RET	URN	Return fro	om Subrouti	ne	RLCF Rotate Le		E Left f through Carry			
Synta	ax:	RETURN	{s}		Synta	x:	RLCF f	{,d {,a}}		
Opera	ands:	s ∈ [0,1]			Opera	ands:	$0 \le f \le 255$			
Opera	ation:	$(TOS) \rightarrow PO$	С				d ∈ [0,1]			
		$(BSRS) \rightarrow I$			Opera	ation:	$a \in [0,1]$ (f <n>) $\rightarrow$ densities density of (f&lt;7&gt;) $\rightarrow$ C (C) $\rightarrow$ dest</n>	,		
		,	CLATH are un	changed	Status	Affected:	C, N, Z			
Statu	s Affected:	None			Encod	ding:	0011	01da ff	ff ffff	
Enco	0	0000	0000 000	001s	Descr	iption:	The conter	ts of register	f' are rotated	
Desc	ription:	Return from Subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).		b the program counter. If ontents of the shadow S, STATUSS and BSRS, nto their corresponding STATUS and BSR. If odate of these registers			flag. If 'd' is W. If 'd' is ' in register ' If 'a' is '0', f selected. If select the ( If 'a' is '0' a set is enab	f' (default). the Access Ba 'a' is '1', the E GPR bank (de nd the extend led, this instru	t is placed in s stored back ank is BSR is used to fault). led instruction action	
Word	s:	1						Indexed Liter		
Cycle	es:	2					-	). See <b>Sectio</b>		
QC	cle Activity:						•	nted and Bit-		
-	Q1	Q2	Q3	Q4			Instruction Mode" for		Literal Offset	
	Decode	No	Process	POP PC				registe	or f	
	No	operation No	Data No	from stack No				- iegiste		
	operation	operation	operation	operation	Words	6:	1			
•					Cycle	s:	1			
					Q Cy	cle Activity:				
Exam	<u>nple:</u>	RETURN				Q1	Q2	Q3	Q4	
	After Instruction PC = TO					Decode	Read register 'f'	Process Data	Write to destination	
					Exam	<u>ple:</u>	RLCF	REG, 0,	0	
					E	Before Instruc REG C	ction = 1110 0 = 0	110		
					ŀ	After Instructi				
						REG w	= 1110 0 = 1100 1			
						Č	= 1			

RLNCF	Rotate Le	eft f (No Car	ry)	RRC	CF	Rotate R	ight f throug	gh Carry	/
Syntax:	RLNCF	f {,d {,a}}		Synt	ax:	RRCF f {,d {,a}}			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			Орен	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
Operation:	$(f < 7 >) \rightarrow d$	$(f) \rightarrow dest,$ $(f<7>) \rightarrow dest<0>$			ation:	· · ·	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow C,$		
Status Affected:	N, Z			State	is Affected:	$(C) \rightarrow desi$ C, N, Z	<1>		
Encoding:	0100 01da ffff fff The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			Encoding:	0011	00da ff	ff f	<u> </u>	
Description:			Desc	pription:	001100daffffffffThe contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in W.If 'd' is '1', the result is placed back in register 'f' (default).If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). SeeSection 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1					→ C	registe	erf	
Cycles:	1			Word	ds:	1			
Q Cycle Activity:	00	00	04	Cycle	es:	1			
Q1 Decode	Q2 Read	Q3 Process	Q4 Write to	QC	ycle Activity:				
200000	register 'f'	Data	destination		Q1	Q2	Q3	Q4	ł
Example:	RLNCF	REG, 1,	0		Decode	Read register 'f'	Process Data	Write destina	
Before Instruc REG After Instructi REG	= 1010 1			<u>Exar</u>	n <u>ple:</u> Before Instruc REG	RRCF ction = 1110	REG, 0, 0110	0	
					C After Instruction REG	= 0			

W = 0111 0011C = 0

RRNCF	Rotate Right f (No Carry)						
Syntax:	RRNCF	RRNCF f {,d {,a}}					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]						
Operation:	$(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$	dest <n 1:<br="" –="">dest&lt;7&gt;</n>	>,				
Status Affected:	N, Z						
Encoding:	0100	00da	ffff	ffff			
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a is '1', then the bank will be selected as per the BSR value (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
	L L L	<b></b>	gister f				
Monde		<b></b>					
Words:	1	<b></b>					
Cycles:		<b></b>					
Cycles: Q Cycle Activity:	1	► reį		<b>]</b>			
Cycles:	1	<b></b>	gister f	Q4 Write to estination			
Cycles: Q Cycle Activity: Q1	1 1 Q2 Read	Q3 Proce	gister f	Q4 Write to			
Cycles: Q Cycle Activity: Q1 Decode	1 1 Q2 Read register 'f' RRNCF ction = 1101	Q3 Proce Data REG, 1, 0111	gister f	Q4 Write to			
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction	1 1 Q2 Read register 'f' RRNCF ction = 1101 on	Q3 Proce Data REG, 1, 0111 1011	ss d o	Q4 Write to			
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG	1 1 Read register 'f' RRNCF ction = 1101 on = 1110 RRNCF	Q3 Proce Data REG, 1, 0111 1011	ss d o	Q4 Write to			
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG Example 2:	1 1 22 Read register 'f' RRNCF ction = 1101 RRNCF ction = 2 = 1101	Q3 Proce Data REG, 1, 0111 1011	ss d o	Q4 Write to			

SETF	Set f								
Syntax:	SETF f {,;	SETF f {,a}							
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in \left[0,1\right] \end{array}$							
Operation:	$FFh\tof$	$FFh \to f$							
Status Affected:	None								
Encoding:	0110	100a ff	ff ffff						
Description:	The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.								
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process Data	Write register 'f'						
Example: Before Instructi REG After Instruction REG	= 5A								

SLEEP	Enter Sleep Mode			SUBFWB	Subtract f from W with Borrow		
Syntax:	SLEEP			Syntax:	SUBFWB	f {,d {,a}}	
Operands:	None			Operands:	0 ≤ f ≤ 255	5	
Operation:	$00h \rightarrow WE$	DT,			d ∈ [0,1]		
		postscaler,		<b>O</b> r a set is a	a ∈ [0,1]		
	$\begin{array}{l} 1 \rightarrow \underline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$			Operation:		$(\overline{C}) \rightarrow dest$	
Status Affected:	TO, PD			Status Affected:	N, OV, C,		
Encoding:		0000 000	0 0011	Encoding:	0101	01da ff	
Description:	000000000011The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped.		Description:	Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used			
Words:	1					ne GPR bank	
Cycles:	1					oled, this instru	
Q Cycle Activity:					•	n Indexed Lite	
Q1	Q2	Q3	Q4			g mode whene n). See <b>Sectio</b>	
Decode	No	Process	Go to		"Byte-Ori	ented and Bit-	Oriented
	operation	Data	Sleep		Instructio Mode" for		Literal Offset
Example:	SLEEP			Words:	1	uelans.	
Before Instruc				Cycles:	1		
<u>TO</u> =	?			Q Cycle Activity:	I		
PD =	?			Q Cycle Activity. Q1	Q2	Q3	Q4
After Instructio	on 1†			Decode	Read	Process	Write to
$\frac{10}{PD} =$	0				register 'f'	Data	destination
† If WDT causes w	wake-up, this b	bit is cleared.		Example 1: Before Instruct REG W C After Instructio REG W C Example 2: Before Instruct REG W C After Instructio REG W C After Instructio REG W C S Example 3: Before Instruct	= 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1 ; re SUBFWB tion = 2 = 1 on = 2 = 3 = 1 = 0 = 0 ; re SUBFWB	REG, 1, 0 sult is negativ REG, 0, 0 sult is positive REG, 1, 0	e

SUBLW			Subtract W from Literal				
Synt	ax:	S	SUBLW	k			
Ope	rands:	C	$0 \le k \le 2$	55			
Ope	ration:	k	к – (W) -	$\rightarrow$ W			
Statu	us Affected:	١	N, OV, C	, DC, Z			
Enco	oding:	Γ	0000	1000	kkk	k	kkkk
Desc	cription			tracted fro The resul			
Word	ds:	1	I				
Cycl	es:	1	l				
QC	ycle Activity:						
	Q1		Q2	Q3	;		Q4
	Decode		Read teral 'k'	Proce Dat		W	rite to W
Exar	nple 1:	S	SUBLW	02h			
	Before Instruc W C After Instructic W C Z N	=	01h ? 01h 1 ; 0	; result is p	ositive	Э	
Exar	nple 2:	5	GUBLW	02h			
	Before Instruc W C After Instructio W C Z N	=	02h ? 00h 1 ; 1 0	; result is z	ero		
Exar	<u>nple 3:</u>	S	GUBLW	02h			
	Before Instruc W C After Instructio W C Z N	= =	03h ? FFh ; 0 ; 0	(2's comp result is n	lemer egativ	nt) ′e	

SUB	WF	Subtra	ct	W from f				
Synta	ax:	SUBWF	SUBWF f {,d {,a}}					
Oper	ands:	0 ≤ f ≤ 29 d ∈ [0,1] a ∈ [0,1]	1]					
Oper	ation:	(f) – (W)		dest				
Statu	s Affected:	N, OV, C	C, [	DC, Z				
Enco	ding:	0101		11da ff	ff	ffff		
Desc	ription:	complen result is (default) If 'a' is '0 selected to select If 'a' is '0 set is en operates Address $f \le 95$ (5 " <b>Byte-O</b>	ne sto sto o', l. li t th o' ab s ir Fh erie	I from registe nt method). If pred in W. If 'c pred back in r the Access B i 'a' is '1', the e GPR bank nd the extend led, this instru- n Indexed Lite mode whend ). See Sectio mode and Bit- ns in Indexed details.	'd' is egist ank i BSR (defa led ir uctio ral C ever <b>n 24</b>	s '0', the '1', the ter 'f' is t is used ault). hstruction n Dffset <b>.2.3</b> ented		
Word	ls:	1		uetalis.				
Cycle	es:	1						
•	ycle Activity:							
	Q1	Q2		Q3		Q4		
	Decode	Read register 'f'	1	Process Data		Write to estination		
Fxan	nple 1:	SUBWF		REG, 1, 0				
-	Before Instruc REG W C			REG, 1, 0				
	After Instructic REG W C Z N	on = 1 = 2	; re	esult is positiv	/e			
Exan	<u>nple 2:</u>	SUBWF		REG, 0, 0				
	Before Instruc REG W C After Instructic REG W	= 2 = 2 = ? on = 2 = 0						
	C Z N	= 1 = 1 = 0	, 10	esult is zero				
Exan	nple 3:	SUBWF		REG, 1, 0				
	Before Instruc REG W C After Instructic REG	= 1 = 2 = ?	·(2	's complemei	nt)			
	W C Z N	= 2		esult is negati	,			

SUBWFB	Su	btract	W from f wit	h Borrow				
Syntax:	SU	IBWFB	f {,d {,a}}					
Operands:	0 ≤	$0 \le f \le 255$						
		[0,1]						
		[0,1]	<del>.</del> .					
Operation:	.,	$(f) - (W) - (C) \rightarrow dest$						
Status Affected:	Ν,	OV, C, C						
Encoding:		0101	10da fff					
Description: Words:	from me in V in r If 'a GP If 'a set in I mo <b>Se</b> <b>Bit</b>	m registe thod). If N. If 'd' is register ' a' is '0', t a' is '0', t a' is '1', t PR bank a' is '0' a is enable ndexed ide wher ction 24 -Oriente	and the Carry er 'f' (2's compl 'd' is 'o', the result is s'1', the result if f' (default). he Access Bar he BSR is used (default). nd the extende led, this instruct Literal Offset A never $f \le 95$ (SF .2.3 "Byte-Ori ed Instructions set Mode" for the	ement sult is stored s stored back k is selected. d to select the ed instruction tion operates ddressing th). See ented and s in Indexed				
Cycles:	1							
Q Cycle Activity:								
Q1		Q2	Q3	Q4				
Decode	F	Read	Process	Write to				
	reg	jister 'f'	Data	destination				
Example 1:		UBWFB	REG, 1, 0					
Before Instruc REG	tion =	19h	(0001 100	) 1 )				
W	=	0Dh	(0000 110					
C	=	1						
After Instructio REG	on =	0Ch	(0000 103	L1)				
W	=	0Dh	(0000 110	01)				
C Z	=	1 0						
Ν	=	0	; result is po	ositive				
Example 2:		UBWFB	REG, 0, 0					
Before Instruc REG	tion =	1Bh	(0001 10:	11)				
W	=	1Ah	(0001 10					
C After Instruction	=	0						
After Instructio REG	=	1Bh	(0001 103	L1)				
W C	=	00h 1						
Z N	=	1	; result is ze	ero				
Example 3:	=	0 UBWFB	REG, 1, 0					
Before Instruc		UBWFB	REG, 1, 0					
REG	=	03h	(0000 003	L1)				
W C	=	0Eh 1	(0000 110	01)				
After Instructio		•						
REG	=	F5h	(1111 010 ; [2's comp]					
W	=	0Eh	(0000 11)					
C Z N	= =	0 0						
N	=	ĭ	; result is ne	egative				

SWA	APF	Swap f					
Synta	ax:	SWAPF f	{,d {,a}}				
Oper	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ration:	$(f < 3:0>) \rightarrow dest < 7:4>,$ $(f < 7:4>) \rightarrow dest < 3:0>$					
Statu	is Affected:	None					
Enco	oding:	0011	0011 10da ffff ffff				
Desc	ription:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ds:	1					
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	Write to destination			

Example: SWAPF REG, 1, 0

Before Instru	iction	
REG	=	53h
After Instruct		
REG	=	35h

TBL	RD	Table Read					
Synta	ax:	TBLRD ( *; '	*+; *-;	+*)			
Oper	ands:	None					
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT					
Statu	s Affected:	None					
Enco	ding:	0000	000	0	0000	nn=0 =1 =2	* *+
		of Program program me Pointer (TBI The TBLPTI each byte in has a 2-Mby	mory, _PTR) R (a 2 the pi /te add	a po is u 1-bit rogra	ointer ca sed. pointer am mem s range.	lled Table points to lory. TBLPT	R
		TBLPT			of Prog Word Most S	ignificant By ram Memor ignificant By	y ⁄te
					of Prog Word	ram Memor	У
		<ul> <li>The TBLRD instruction can modify the value of TBLPTR as follows:</li> <li>no change</li> <li>post-increment</li> <li>post-decrement</li> </ul>					
		pre-increment					
Word Cycle		1					
Q Cycle Activity:							
	Q1	Q2			Q3	Q4	
	Decode	No			No	No	
		operatio		ope	eration	operatio	
	No operation	No operat (Read Proo Memory	gram	ор	No eration	No opera (Write TAB	

#### TBLRD Table Read (Continued)

TBLRD *+	;	
on		
	=	55h
(001256b)	=	00A356h 34h
,	-	3411
	=	34h
	=	00A357h
TBLRD +*	;	
on		
	=	AAh
(04 4 0576)	=	01A357h
(01A357N) (01A358h)	=	12h 34h
```	-	0411
	=	34h
	=	01A358h
	on (00A356h)	(00A356h) = (00A356h) = TBLRD +* ; on (01A357h) = (01A357h) =

Syntax:	Table Wi	rite			
Cymax.	TBLWT(*	*; *+; *-; +*	r)		
Operands:	None				
Operation:	if TBLWT*, (TABLAT) \rightarrow Holding Register; TBLPTR – No Change; if TBLWT*+, (TABLAT) \rightarrow Holding Register; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLWT*-, (TABLAT) \rightarrow Holding Register;				
		\rightarrow Holding $-1 \rightarrow TB$ $+^*$, $+1 \rightarrow TB$	BLPTR; BLPTR;		
Status Affected:	None	·	0 0		
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*	
	to. The ho program th Memory (f "Flash Pr details on The TBLP each byte TBLPTR h The LSb c byte of the access. TBLF	registers lding registers lding registers be content P.M.). (Ref ogram Me programm TR (a 21-1 in the pro mas a 2-Mt of the TBLI e program PTR[0] = 0 PTR[0] = 1	the TABL sters are u ts of Progr fer to Sect emory" for hing Flash bit pointer gram men byte addre PTR selec memory l : Least S Byte of Memor Memor	AT is written ased to fam tion 6.0 or additional memory.)) points to nory. ass range. tts which	
	value of T no char post-inc 	BLPTR as nge		odify the	
	value of T no char post-inc post-de 	BLPTR as nge crement crement		odify the	
	value of T no char post-inc post-de pre-incr 	BLPTR as nge crement crement		odify the	
	value of T no char post-inc post-de pre-incr 	BLPTR as nge crement crement		odify the	
Cycles:	value of T no char post-inc post-de pre-incr 	BLPTR as nge crement crement		odify the	
Cycles:	value of T • no char • post-inc • post-de • pre-incr 1 2	BLPTR as nge crement crement rement	s follows:		
Cycles:	value of T • no char • post-inc • post-de • pre-incr 1 2 Q1	BLPTR as nge crement crement rement Q2	o follows: Q3	Q4	
Words: Cycles: Q Cycle Activity:	value of T • no char • post-inc • post-de • pre-incr 1 2	BLPTR as nge crement crement rement	Q3		

TBLWT Table Write (Continued)

Example 1: TBLWT *+;		
Before Instruction		
TABLAT	=	55h
TBLPTR HOLDING REGISTER	=	00A356h
(00A356h)	=	FFh
After Instructions (table write	comp	letion)
TABLAT	=	55h
TBLPTR HOLDING REGISTER	=	00A357h
(00A356h)	=	55h
Example 2: TBLWT +*;		
Before Instruction		
TABLAT	=	34h
TBLPTR HOLDING REGISTER	=	01389Ah
(01389Ah)	=	FFh
HOLDING REGISTER		
(01389Bh)	=	FFh
After Instruction (table write c	omple	etion)
TABLAT	=	34h
TBLPTR	=	01389Bh
HOLDING REGISTER (01389Ah)	=	FFh
HOLDING REGISTER		
(01389Bh)	=	34h

W

= 1Ah

тѕт	FSZ	Test f, Sk	Test f, Skip if 0					
Synta	ax:	TSTFSZ f {	TSTFSZ f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Oper	ation:	skip if f = 0						
Statu	s Affected:	None						
Enco	ding:	0110	0110 011a ffff ffff					
Desc	ription:	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Worc	ls:	1	1					
Cycle	es:							
QC	ycle Activity:	a y c						
	Q1	Q2	Q3	Q4				
	Decode	Read	Process	No				
		register 'f'	Data	operation				
lf sk				.				
	Q1	Q2	Q3	Q4				
	No operation	No operation	No operation	No operation				
lf sk	ip and followed			operation				
	Q1	, Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exan</u>	nple:	HERE NZERO ZERO		', 1				
	Before Instruc PC	= Ad	dress (HERE)				
	After Instructio		h					
	If CNT PC	= 00 = Ad	h, dress (ZERO))				
	IF CNT PC	≠ 00	h,					
	FG	= Ad	dress (NZER))				

XOF	RLW	Exclusiv	Exclusive OR Literal with W				
Synta	ax:	XORLW	XORLW k				
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$				
Oper	ation:	(W) .XOR	$k \rightarrow W$				
Statu	is Affected:	N, Z	N, Z				
Encoding:		0000	1010	kkkk	kkkk		
Description:			The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.				
Word	ds:	1	1				
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proce Data		/rite to W		
Example:		XORLW	0AFh				
	Before Instruc	tion					
	W	= B5h					
	After Instruction	on					

XORWF	Exclusive OR W with f					
Syntax:	XORWF	f {,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]				
Operation:	(W) .XOR.	(f) \rightarrow dest				
Status Affected:	N, Z					
Encoding:	0001	10da ff	ff ffff			
Description:	register (f'. l in W. lf 'd' is in the regist lf 'a' is '0', t lf 'a' is '1', t GPR bank lf 'a' is '0' a set is enabl in Indexed mode when Section 24 Bit-Oriente	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example:	XORWF 1	REG, 1, 0				
Before Instruc REG W After Instructic REG W	= AFh = B5h					

24.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18LF2423/2523/4423/4523 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- Dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- Function Pointer invocation
- Software Stack Pointer manipulation
- Manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 24-3. Detailed descriptions are provided in **Section 24.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 24-1 (page 272) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

24.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemonic, Operands		Departmen	Cycles	16-Bit Instruction Word			Vord	Status	
		Description	Cycles			LSb	Affected		
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None	
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None	
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None	
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None	
		f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	lzzz	ZZZZ	None	
		z _d (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ		
PUSHL	k	Store literal at FSR2, decrement FSR2	1	1110	1010	kkkk	kkkk	None	
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None	
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None	

TABLE 24-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

24.2.2 EXTENDED INSTRUCTION SET

ADDFSR Add Literal to FSR								
Synta	ax:	ADDFSR	f, k					
Oper	ands:		$0 \le k \le 63$ f \in [0, 1, 2]					
Oper	ation:	FSR(f) + I	$k \rightarrow FSR($	f)				
Statu	s Affected:	None	None					
Enco	ding:	1110	1000	ffk	k	kkkk		
Desc	ription:		The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.					
Word	ls:	1	1					
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3			Q4		
	Decode	Read	Proce	SS	V	Vrite to		
		literal 'k'	Data	à		FSR		

Example:	ADDFSR	2.	23h

Б () , (
Before Instru	ction	
FSR2	=	03FFh
After Instruct	ion	

FSR2 = 0422h

ADDULNK	Add Lite	eral to F	SR2 and	Return
Syntax:	ADDULN	IK k		
Operands:	$0 \le k \le 63$	3		
Operation:	FSR2 + F	$c \to FSR2$,	
	$(TOS) \rightarrow$	PC		
Status Affected:	None			
Encoding:	1110	1000	11kk	kkkk
	executed TOS. The instr execute; the secon This may case of th where f = only on F	be thoug he ADDFS = 3 (binary	es two cy- performed ht of as a R instructi	with the cles to I during special on,
Words:	1			
Cycles:	2			

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example:	ADDULNK 23		
Before Instru	ction		
FSR2	=	03FFh	
PC	=	0100h	
After Instructi	on		
FSR2	=	0422h	
PC	=	(TOS)	

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

	.LW	Subroutir	ne Call Using	WREG
Synta	ax:	CALLW		
Oper	ands:	None		
Oper	ration:	$(PC + 2) \rightarrow$ $(W) \rightarrow PCL$ $(PCLATH) \rightarrow$ $(PCLATU) \rightarrow$, → PCH,	
Statu	is Affected:	None		
Enco	oding:	0000	0000 000	01 0100
Desc	rription	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, STATUS or BSR.		
Word	ds:	1		
Cycle	es:	2		
QC	ycle Activity:			
QC	ycle Activity: Q1	Q2	Q3	Q4
QC		Q2 Read WREG	Q3 PUSH PC to stack	Q4 No operation
QC	Q1	Read	PUSH PC to	No
Q C <u>Exan</u>	Q1 Decode No operation	Read WREG No operation	PUSH PC to stack No	No operation No

MO	/SF	Move Ind	exed to	f			
Synta	ax:	MOVSF [z _s], f _d				
Oper	ands:	$0 \le z_s \le 12$ $0 \le f_d \le 409$					
Oper	ation:	((FSR2) +	$((FSR2) + z_s) \rightarrow f_d$				
Statu	s Affected:	None					
	ding: ord (source) word (destin.)	1110 1111	1011 ffff	0zz fff		zzzz _s ffff _d	
Desc	ription:	The contents of the source register are moved to destination register ' f_d '. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal ' f_d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h.				f _d '. The egister is t literal e value of tination bit literal ddresses byte data use the s the points to	
Word	ls:	2					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Determine source addr	Detern source	-		Read urce reg	
	Decode	No operation No dummy read	No opera		re	Write gister 'f' (dest)	
Fuer		NOUGE		DEGO			
<u>Exan</u>		MOVSF	[05h],	REG2			
	Before Instruc FSR2 Contents of 85h REG2 After Instructic	= 80 = 33 = 11	Bh h				
	FSR2 Contents of 85h REG2	= 80 = 33 = 33	Bh				

MOVSS	Move Inc	lexed to	Indexed		
Syntax:	MOVSS	[z _s], [z _d]			
Operands:	$0 \le z_s \le 12$ $0 \le z_d \le 12$				
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z _d)	
Status Affected:	None				
Encoding: 1st word (source) 2nd word (dest.)	1110 1011 1zzz zzzz _s 1111 xxxx xzzz zzzz _d				
Description	The content moved to the addressess registers a 7-bit literal respective registers of the 4096-b (000h to F The MOVS: PCL, TOS destination If the result an indirect value retur resultant d an indirect	the destin of the source determ offsets 'z ly, to the v an be loc oyte data FFh). s instructi U, TOSH register. tant source addressi rned will b estinatior addressi	ation regis urce and d nined by ac s' or 'z _d ', value of FS ated anyw memory sp on cannot or TOSL a ce address ng register be 00h. If th a address p ng register	ter. The estination dding the SR2. Both here in bace use the as the points to r, the points to r, the	
Words:	2				
Cycles:	2				
Q Cycle Activity:					
Q1	Q2	Q3	3	Q4	

Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Example:	MOVSS	[05h],	[06h]
Before Instruction	on		
FSR2 Contents	=	80h	
of 85h Contents	=	33h	
of 86h	=	11h	
After Instruction			
FSR2 Contents	=	80h	
of 85h Contents	=	33h	
of 86h	=	33h	

PUSHL	Store Literal	at FSR	2, Decr	ement FSR
Syntax:	PUSHL k			
Operands:	$0 \le k \le 255$			
Operation:	$k \rightarrow (FSR2),$ FSR2 – 1 \rightarrow F	SR2		
Status Affected:	None			
Encoding:	1111 1	.010	kkkk	kkkk
	memory addre is decremented This instruction onto a software	d by 1 a allows	after the s users to	operation.
Words:	1			
Words: Cycles:	1 1			
	1			
Cycles:	1		Q3	Q4
Cycles: Q Cycle Activity	1 /:	Pro	Q3 ocess lata	Write to
Cycles: Q Cycle Activity Q1 Decode Example:	1 7: Q2 Read 'k' PUSHL 08	Pro	ocess	
Cycles: Q Cycle Activity Q1 Decode Example: Before Instr FSR2I	1 7: Q2 Read 'k' PUSHL 08	Pro	ocess	Write to destination

SUE	FSR	Subtract Literal from FSR					
Synta	ax:	SUBFSR	SUBFSR f, k				
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$				
		$f \in [0, 1,$	f ∈ [0, 1, 2]				
Oper	ation:	FSR(f) – I	$FSR(f) - k \rightarrow FSRf$				
Statu	s Affected:	None					
Enco	ding:	1110	1110 1001 ffkk kkkk				
Desc	ription:	The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f'.					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Proce	ess	Write to		
		register 'f'	Data	a	destination		

Example:	SUBFSR	2,	23h
----------	--------	----	-----

Before Instruction							
FSR2	=	03FFh					
After Instruct	ion						
FSR2	=	03DCh					

SUBULNK	2	udtract	Itera	I Tron	I FORZ	and Return
Syntax:	SI	JBULNK	k			
Operands:	0	≤ k ≤ 63				
Operation:	FS	SR2 – k -	→ FSF	R2		
	(T	$(TOS) \rightarrow PC$				
Status Affected	: No	one				
Encoding:	Γ	1110	100)1	11kk	kkkk
Words:	ex Th ex se Th th	contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where $f = 3$ (binary '11'); it operates only on FSR2.				
Cycles:	2					
Q Cycle Activ	-					
Q1		Q2		(23	Q4
Decod	le	Rea	d	Pro	ocess ata	Write to destinatior
No		No		I	No	No
Operation Operation Operation					rotion	Operation

Example: SUBULNK 23h

Before Instru	ction				
FSR2	=	03FFh			
PC	=	0100h			
After Instruction					
FSR2	=	03DCh			
PC	=	(TOS)			

24.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling	the	PIC18	instruction	set
	extension	may	cause leg	gacy applicat	tions
	to behave	errat	ically or fa	ail entirely.	

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (**Section 5.5.1 "Indexed Addressing with Literal Offset**"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (ia' = 0), or in a GPR bank designated by the BSR (ia' = 1). When the extended instruction set is enabled and ia' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

24.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, $/_{Y}$, or the PE directive in the source listing.

24.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18LF2423/2523/ 4423/4523, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADDWF	ADD W to (Indexed			et m	ode)
Syntax:	ADDWF	[k] {,d}			
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d \in \ [0,1] \end{array}$				
Operation:	(W) + ((FS	R2) + k) –	→ des	t	
Status Affected:	N, OV, C, E	DC, Z			
Encoding:	0010	01d0	kkk	k	kkkk
Description:	The contents of FSR2, offse If 'd' is '0', t is '1', the re register 'f' (the regis et by the he result esult is sto	ter ind value is sto	dicat 'k'. red i	ted by n W. If 'd'
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read 'k'	Proce Data		-	Vrite to stination
Example:	ADDWF	[OFST] ,	0		
Before Instructi	on				
W OFST FSR2 Contents of 0A2Ch After Instructior	= = = =	17h 2Ch 0A00h 20h			
W Contents of 0A2Ch	=	37h 20h			

BSF	Bit Set In (Indexed		Offset m	ode)	
Syntax:	BSF [k], b)			
Operands:	$0 \le f \le 95$ $0 \le b \le 7$				
Operation:	$1 \rightarrow ((FSR))$	2) + k) <b< td=""><td>></td><td></td></b<>	>		
Status Affected:	None				
Encoding:	1000	bbb0	kkkk	kkkk	
Description:	Bit 'b' of the register indicated by FSR2 offset by the value 'k', is set.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data	•• •	Vrite to stination	
Example:	BSF	[FLAG_O	FST], 7		
Before Instruct FLAG_OF FSR2 Contents of 0A0Ah After Instructio	=ST = = =	0Ah 0A00h 55h			
Contents of 0A0Ah	=	D5h			

SET	F	Set Ind (Indexe			Offse	t M	ode)
Synt	ax:	SETF [[k]				
Oper	rands:	$0 \le k \le 9$	$0 \le k \le 95$				
Oper	ration:	FFh ightarrow ((FS	R2) + k)			
Statu	is Affected:	None					
Enco	oding:	0110		1000	kkk	k	kkkk
Desc	cription:	The contents of the register indicated b FSR2, offset by 'k', are set to FFh.					
Word	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2		Q3	3		Q4
	Decode	Read 'k	,	Proce Dat			Write egister
<u>Exar</u>	nple:	SETF	[OFST]			
	Before Instruct OFST FSR2 Contents of 0A2Ch After Instructio Contents	= = = n	00ł	00h 1			
	of 0A2Ch	=	FFI	h			

-404006 EE	0011101110		
of 0A2Ch = FF	of 0A2Ch	=	FF

24.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB® IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18LF2423/2523/4423/4523 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

25.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

25.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

25.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and the dsPIC30, dsPIC33 and PIC24 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

25.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.
25.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

25.8 MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PIC MCUs and dsPIC DSCs. Software control of the MPLAB ICE 4000 In-Circuit Emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, and up to 2 Mb of emulation memory.

The MPLAB ICE 4000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

25.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

25.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

25.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

25.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

26.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

- **Note 1:** Power dissipation is calculated as follows:
 - $\mathsf{Pdis} = \mathsf{VDD} \ \mathsf{x} \ \{\mathsf{IDD} \sum \mathsf{IOH}\} + \sum \{(\mathsf{VDD} \mathsf{VOH}) \ \mathsf{x} \ \mathsf{IOH}\} + \sum (\mathsf{VOL} \ \mathsf{x} \ \mathsf{IOL})$
 - 2: Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC18F2423/2523/4423/4523



26.1 DC Characteristics: Supply Voltage PIC18F2423/2523/4423/4523 (Industrial) PIC18LF2423/2523/4423/4523 (Industrial)

		FICTO	OLFZ4Z	3/2523	/4423/	4525 (
	FX423/X5 ustrial)	523	Standar Operatir		•		is (unless otherwise stated) $C \le TA \le +85^{\circ}C$ for industrial					
	X423/X52 ustrial)	23	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions					
	Vdd	Supply Voltage										
D001		PIC18LFX423/X523	2.0	_	5.5	V						
D001A		PIC18FX423/X523	4.2	—	5.5	v/<						
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	- (×	\sum					
D003	Vpor	VDD Start Voltage to ensure Internal Power-on Reset Signal	—	_ <	0.7	V	See section on Power-on Reset for details					
D004	SVDD	VDD Rise Rate to ensure Internal Power-on Reset Signal	0.05		S	V/ms	See section on Power-on Reset for details					
	Vbor	Brown-out Reset Volta	age	\bigcirc	>							
D005				C18LFX4	23/X523	Industri	al Low Voltage					
		BORV1:BORV0 = 11 <	(N/A	> -	N/A	V	Reserved					
		BORV1:BORV0 = 107	2.65	2.79	2.93	V						
		BORV1:BORV0 = (01	√ <u></u> 4.11	4.33	4.55	V						
		BORV1:BORV0=00	4.36	4.59	4.82	V						
		PIC18FX423/X523 Industrial										
		BORV1:BORV0 = 11	N/A	—	N/A	V	Reserved					
		BORV1:BORV0 = 10	N/A	—	N/A	V						
		BORVI:BORV0 = 01	4.11	4.33	4.55	V						
	\langle	BQRV1:BORV0 = 00	4.36	4.59	4.82	V						

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM

PIC18LFX (Indus	(423/X523 trial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18FX4 (Indus		ed) trial									
Param No.	Device	Тур	Max	Units	s Conditions						
	Power-Down Current (IP	D) ⁽¹⁾			\sim //						
	PIC18LFX423/X523	20	950	nA	-40°C						
		0.02	1.0	μΑ	+25°C	VDD = 2.0V (Sleep mode)					
		0.6	1.1	μΑ	+85°C	(Gleep mode)					
	PIC18LFX423/X523	0.03	1.4	μΑ	{40°C						
		0.03	1.5	μA	+25°C	VDD = 3.0V (Sleep mode)					
		0.8	1.6	μΑ	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	(Sleep mode)					
	All devices	0.04	1.9	μA	C						
		0.04	2.0	μΑ	≠25°C	VDD = 5.0V (Sleep mode)					
		1.7	2.1	μΑ 🖯	+85°C	(Giech mode)					

Leaend: Shading of rows is to assist in readability of the table,

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured Note 1: with the part in Sleep mode, with all I/O gins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer Oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin 2: loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:

- <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula r = VDD/2REXT (mA) with REXT in k Ω .
- Standard low-cost 32 kH2 crystals have an operating temperature range of -10°C to +70°C. Extended temperature 4: crystals are available at a much higher cost.
- 5: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

					0/4420/4020	(,					
PIC18LFX (Indus	(423/X523 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC18FX4 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
Param No.	Device	Тур	Max	Units		Conditi	ens					
	Supply Current (IDD) ^(2,3)					\sim						
	PIC18LFX423/X523		31.5	μΑ	-40°C	$\overline{\langle M \rangle}$	\vee					
		15	30	μΑ	+25°C	VQD=2:0K						
		15	28.5	μΑ	+85°C	\bigcirc						
	PIC18LFX423/X523	40	63	μA	-40°C 🧹		Fosc = 31 kHz					
		35	60	μA	+25°C	VpD = 3.0V	(RC_RUN mode,					
		30	57	μA	+85°C	$\backslash \sim$	INTRC source)					
	All devices	105	168	μΑ	_40°C)						
		90	160	μA	/+25°C	VDD = 5.0V						
		80	152	μA	+€5°C							
	PIC18LFX423/X523	320	630	μA	-40°C							
		330	600	MAZ	¥25°C	VDD = 2.0V						
		330	570)µA \	→ +85°C							
	PIC18LFX423/X523		1.3	ma>	-40°C		Fosc = 1 MHz					
		0.55		mA	+25°C	VDD = 3.0V	(RC_RUN mode, INTOSC source)					
		0.6	×1⁄.1	∕mA	+85°C		in 1050 source)					
	All devices		2.3	mA	-40°C							
			2.2	mA	+25°C	VDD = 5.0V						
		1.0	2.1	mA	+85°C							

Legend: Shading of rows is to assist in readability of the table.

- Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
 - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

) MCLR = VDD; WDT enabled/disabled as specified.

For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

b BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

3:

		1										
PIC18LFX (Indus			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18FX4 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
Param No.	Device	Тур	Max	Units		Conditi	ons					
	Supply Current (IDD) ^(2,3)											
	PIC18LFX423/X523		2.1	mA	-40°C		\bigvee					
		0.8	2.0	mA	+25°C	VDQ = 2.0V						
		0.8	1.9	mA	+85°C /	$\bigcirc \bigcirc \checkmark$						
	PIC18LFX423/X523	1.3	2.7	mA	-40°C		Fosc = 4 MHz					
		1.3	2.6	mA	+25%	VDD = 3.0V	(RC_RUN mode,					
		1.3	2.5	mA	<u>,</u> +85°€)		INTRC source)					
	All devices	2.5	5.3	mA	-40°C	ſ						
		2.5	5.0	mA	+25°C	VDD = 5.0V						
		2.5	4.8	mA	+85°C							
	PIC18LFX423/X523	2.9	6.5	7 AU	40°C							
		3.1	6.2) pa	> +25°C	VDD = 2.0V						
		3.6	5.9	μA>	+85°C							
	PIC18LFX423/X523	4.5	/10.1	μΑ	-40°C	VDD = 3.0V	Fosc = 31 kHz					
		4.8 \ 5.8	¥9.6	/μΑ μΑ	+25°C +85°C	VDD = 3.0V	(RC_IDLE mode, INTRC source)					
	All devices	(~)15.8	μΑ	-40°C		,					
		9.8	15.0	μA	+25°C	VDD = 5.0V						
		1,1.4	14.3	μA	+85°C							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply duriest is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have appropriate on the current consumption.

the test conditions for all IDD measurements in active operation mode are:

// OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{MCLR} = VDD; WDT enabled/disabled as specified.$

For $\hat{R}C$ oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LFX (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC18FX4 (Indust		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial											
Param No.	Device	Тур	Max	Units		Conditi	ens						
	Supply Current (IDD) ^(2,3)												
	PIC18LFX423/X523	165	315	μΑ	-40°C	$\langle M \rangle \sim$	\vee						
		175	300	μΑ	+25°C	VOD=2:0W							
		190	285	μΑ	+85°C	\bigcirc							
	PIC18LFX423/X523	250	470	μA	-40°C 🧹		Fosc = 1 MHz						
		270	450	μΑ	+25°C	VDD = 3.0V	(RC_IDLE mode,						
		290	430	μΑ	+85°C	$\backslash \sim$	INTOSC source)						
	All devices	500	840	μΑ	_40°C								
		520	800	μΑ	/+25°℃	VDD = 5.0V							
		550	760	μA	¥€5°C								
	PIC18LFX423/X523	340	525	μĄ	40°C								
		350	500	7 AU	425°C	VDD = 2.0V							
		360	475	μA	→ +85°C								
	PIC18LFX423/X523	520	/7/35	μÀ	-40°C		Fosc = 4 MHz						
		540	700	μA	+25°C	VDD = 3.0V	(RC_IDLE mode,						
		580	665	μA	+85°C		INTOSC source)						
	All devices	(1.0 \	1.6	mA	-40°C								
		1.1	1.5	mA	+25°C	VDD = 5.0V							
		1.1	1.4	mA	+85°C								

Legend: Shading of rows is to assist in readability of the table.

- Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
 - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

the test conditions for all IDD measurements in active operation mode are:

// <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LFX (Indus			Standard Operating Conditions (unless otherwise stated) Dperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18FX4 (Indus			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD) ^(2,3)											
	PIC18LFX423/X523	250	420	μΑ	-40°C		\checkmark					
		260	400	μA	+25°C	VQD==2:0K						
		250	380	μΑ	+85°C	$\bigcirc \lor \checkmark$						
	PIC18LFX423/X523	550	740	μΑ	-40°C 🧹		Fosc = 1 MHz					
		480	700	μΑ	+25°C	VpD = 3.0V	(PRI_RUN,					
		460	670	μA	+85°C	\setminus \checkmark	EC oscillator)					
	All devices	1.2	1.6	mA	_40°C	/						
		1.1	1.5	mA	/+25°C	VDD = 5.0V						
		1.0	1.4	mA	→+85°C							
	PIC18LFX423/X523	0.72	1.6	mA	-40°C							
		0.74	1.5	mA_	}¥25°C	VDD = 2.0V						
		0.74	1.4	mA	+85°C							
	PIC18LFX423/X523	1.3	,2.6	mA	-40°C		Fosc = 4 MHz					
		1.3	/2/5	mA	+25°C	VDD = 3.0V	(PRI_RUN,					
		1.3	2.4	∕mA	+85°C		EC oscillator)					
	All devices		4.7/	mA	-40°C							
		2.6) 4.5	mA	+25°C	VDD = 5.0V						
		2.5	4.3	mA	+85°C							
	All devices	15	26	mA	-40°C							
		~16	25	mA	+25°C	VDD = 4.2V	Fosc = 40 MHz					
	All devices	16 21	24	mA	+85°C -40°C		(PRI_RUN,					
	AWI DEVICES	21	32 30	mA			EC oscillator)					
	$ \langle \langle \rangle \rangle \vee$	21	30 28	mA mA	+25°C	VDD = 5.0V						
		21	۷ŏ	mA	+85°C							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that and velta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

-						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
PIC18LFX (Indust		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18FX4 (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Device	Тур	Max	Units		Conditions					
	Supply Current (IDD) ^(2,3)					\wedge					
	All devices	7.5	16	mA	-40°C						
		7.4	15	mA	+25°C	VQD=4.21	Fosc = 4 MHz (PRI_RUN HS+PLL)				
		7.3	14	mA	+85°C	$\bigcirc \lor \checkmark$					
	All devices	10	21	mA	-40°C 🧹		E eee (1411				
		10	20	mA	+25°C	VpD = 5.0V	Fosc = 4 MHz (PRI_RUN HS+PLL)				
		9.7	19	mA	+85°C	\sim					
	All devices	17	35	mA	40°C	V	Fosc = 10 MHz				
		17	34	mA	//+25°℃	VDD = 4.2V	(PRI_RUN HS+PLL)				
		17	33	mA	+€5°C		(
	All devices		46	mA	-40°C		Fosc = 10 MHz				
		23	45	mA-	¥25°C	VDD = 5.0V	(PRI RUN HS+PLL)				
		23	43 <	mA	→ +85°C		(

Legend: Shading of rows is to assist in readability of the table.

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured Note 1: with the part in Sleep mode, with all 10 pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as VD1 Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for al IDD measurements in active operation mode are: <u>OSC1</u> ← external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{MCLR} = \sqrt{DQ}$; \overline{WDT} enabled/disabled as specified.

For RC oscillator configurations, current through REXT is not included. The current through the resistor can be 3: estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LFX (Indus	7 423/X523 trial)		ard Ope ing temp			ess otherwise sta ≤ +85°C for indu						
PIC18FX4 (Indus			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Typ Max Units Conditions									
	Supply Current (IDD) ^(2,3)											
	PIC18LFX423/X523	65	130	μA	-40°C	$\langle M \rangle \sim$	\checkmark					
		65	120	μΑ	+25°C	VOD = 2.0V						
		70	115	μΑ	+85°C	$\bigcirc \lor \searrow$						
	PIC18LFX423/X523	120	270	μΑ	-40°C		Fosc = 1 MHz					
		120	250	μA	+25°C	VpD = 3.0V	(PRI_IDLE mode,					
		130	240	μA	+85°C	$\backslash \sim$	EC oscillator)					
	All devices	300	480	μA	~40°C)						
		240	450	μA	//+25°C	VDD = 5.0V						
		300	430	μΑ	+€5°C							
	PIC18LFX423/X523	260	475	μA	-40°C							
		255	450) MA	¥25°C	VDD = 2.0V						
		270	430 \) µA \	→ +85°C							
	PIC18LFX423/X523	420	900	μA	-40°C		Fosc = 4 MHz					
		430	/850	μΑ	+25°C	VDD = 3.0V	(PRI_IDLE mode,					
		450	∕ 8⁄10∕	> μA	+85°C		EC oscillator)					
	All devices	0.9	1.5	mA	-40°C							
		0.9) 1.4	mA	+25°C	VDD = 5.0V						
		0.9	1.3	mA	+85°C							
	All devices	6.0	9.5	mA	-40°C							
		6.2 6.6	9.0	mA	+25°C	VDD = 4.2 V	Fosc = 40 MHz					
	All devices	6.6 8.1	8.6 12.6	mA	+85°C -40°C		(PRI_IDLE mode,					
	Avidevices	8.1 9.1	12.6	mA mA	-40°C +25°C	VDD = 5.0V	EC oscillator)					
	$ \land \land \lor \lor $	9.1 8.3	12.0	mA	+25°C +85°C	vuu = 5.0V						
		0.3	11.4	IIIA	- CO+							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that and velta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

					(
423/X523 trial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrialStandard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
23/X523 trial)										
Device	Тур	Max	Units		Conditi	ons				
Supply Current (IDD) ^(2,3)										
PIC18LFX423/X523	14	31.5	μΑ	-10°C		\vee				
	15	30	μΑ	+25°C	VEP=2:0W					
	16	29	μA	+70°C	$\bigcirc \lor \checkmark$					
PIC18LFX423/X523	40	74	μΑ	-10°C		Fosc = 32 kHz ⁽⁴⁾				
	35	70	μA	+25°C	VDD = 3.0V	(SEC_RUN mode,				
	-	-	•	1 1 1	\backslash \checkmark	Timer1 as clock)				
All devices		-								
	•••			$\langle \chi / /$	VDD = 5.0V					
	-		- · <							
PIC18LFX423/X523	-									
		- /		~	VDD = 2.0V					
	-	-		\checkmark		(1)				
FIG TOLF X423/X523		\rightarrow	- · ·			Fosc = 32 kHz ⁽⁴⁾ (SEC_IDLE mode,				
	- /				vuu – 3.0V	(SEC_IDLE mode, Timer1 as clock)				
All devices	\	2.5	/ ·							
		16			VDD = 5.0V					
$ $ \wedge	\leftarrow	1 -			100 - 0.01					
	423/X523 trial) 23/X523 trial) Device Supply Current (IDD) ^(2,3) PIC18LFX423/X523 PIC18LFX423/X523 All devices PIC18LFX423/X523 PIC18LFX423/X523	423/X523 Standa Operation 23/X523 Standa Operation 23/X523 Standa Operation Device Typ Supply Current (IDD) ^(2,3) 14 PIC18LFX423/X523 14 15 16 PIC18LFX423/X523 40	423/X523 trial) Standard Ope Operating tem 23/X523 trial) Standard Ope Operating tem Device Typ Max Supply Current (IDD) ^(2,3) Max PIC18LFX423/X523 14 31.5 15 30 16 29 PIC18LFX423/X523 40 74 35 70 31 67 All devices 99 126 81 120 75 114 PIC18LFX423/X523 2.5 7.4 3.7 7.0 4.5 6.7 PIC18LFX423/X523 5.0 10.5 5.4 18 6.3 9.5 All devices 8.5 17 9.0 16	423/X523 Standard Operating (Operating temperature 23/X523 trial) Standard Operating (Operating temperature Device Typ Max Units Supply Current (IDD) ^(2,3) 14 31.5 μA PIC18LFX423/X523 14 31.5 μA 16 29 μA 16 29 μA 31 67 μA 31 67 μA All devices 99 126 μA 75 114 μA 75 114 μA 99 126 μA 75 114 μA 75 114 μA 75 14 μA 4.5 6.7 μA 6.3 9/5 μA 6.3 9/5 μA 6.3 9/5 μA	423/X523 mrial) Standard Operating Conditions (unlet Operating temperature $-40^{\circ}C \le TA$ 23/X523 mrial) Standard Operating Conditions (unlet Operating temperature $-40^{\circ}C \le TA$ Device Typ Max Units Supply Current (IDD) ^(2,3) Max Units PIC18LFX423/X523 14 31.5 μ A -10°C 15 30 μ A +25°C 16 29 μ A -10°C PIC18LFX423/X523 40 74 μ A -10°C 35 70 μ A +25°C 31 67 μ A +70°C All devices 99 126 μ A +10°C 33 7.7 μ A +25°C 4.5 6.7 μ A +25°C 7.5 114 μ A +40°C PIC18LFX423/X523 2.5 7.4 μ A +40°C 3.7 7.0 μ A +25°C 4.5 6.7 μ A +70°C 9.0 10.5 μ A +10°C PIC18LFX423/X523 5.0 10.5 μ A +25°C 6.3 9.5	Image: Supply Current (IDD) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for indu Supply Current (IDD) Max Units Conditions PIC18LFX423/X523 14 31.5 μA $-10^{\circ}C$ PIC18LFX423/X523 40 74 μA $-10^{\circ}C$ $V_{DD} = 2.0V$ All devices 99 126 μA $+70^{\circ}C$ $V_{DD} = 5.0V$ PIC18LFX423/X523 2.5 7.4 μA $+70^{\circ}C$ $V_{DD} = 5.0V$ PIC18LFX423/X523 2.5 7.4 μA $+70^{\circ}C$ $V_{DD} = 2.0V$ All devices 9.9 126 μA $+70^{\circ}C$ $V_{DD} = 2.0V$ PIC18LFX423/X523 5.0 10.5 μA $+70^{\circ}C$ $V_{DD} = 2.0V$ All devices 8.3 17 μA $+70^{\circ}C$ $V_{DD} = 3.0V$ All devices 8.3 <t< td=""></t<>				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down correct in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

) MCLR = VDD; WDT enabled/disabled as specified.

For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

b BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

3:

PIC18LFX423/X523 (Industrial) PIC18FX423/X523 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial											
			ard Ope			ss otherwise sta ≤ +85°C for indu								
Param No.	Device	Тур	Max	Units	Conditio	ons								
	Module Differential Curr	odule Differential Currents (ΔΙWDT, ΔΙΒΟR, ΔΙLVD, ΔΙΟSCB, ΔΙΑD)												
D022	Watchdog Timer	1.3	7.6	μA	-40°C									
(∆Iwdt)		1.4	8.0	μA	+25°C	VDD = 2.0V								
		2.0	8.4	μΑ	+85°C									
		1.9	11.4	μA	-40°C									
		2.0	12.0	μA	+25°C	VDD = 3.0V								
		2.8	12.6	μA	+85°C									
		4.0	14.3	μΑ	-40°C									
		5.5	15.0	μA	+25°C	VDD = 5.0V								
		5.6	15.8	μA	+85°C									
D022A	Brown-out Reset ⁽⁵⁾	35	52	μΑ	-40°C to +85°C	VDD = 3.0V								
$(\Delta IBOR)$		40	63	μA	-40°C to +85°C	VDD = 5.0V								
D022B (∆ILVD)	High/Low-Voltage Detect ⁽⁵⁾	22	47	μA	-40°C to +85°C	VDD = 2.0V								
		25	58	μA	-40°C to +85°C	VDD = 3.0V								
		29	69	μA	-40°C to +85°C	VDD = 5.0V								
D025	Timer1 Oscillator	2.1	4.5	μΑ	-40°C									
(∆IOSCB)		1.8	4.5	μA	+25°C	VDD = 2.0V	32 kHz on Timer1 ⁽⁴⁾							
		2.1	4.5	μA	+85°C									
		2.2	6.0	μA	-40°C									
		2.6	6.0	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1 ⁽⁴⁾							
		2.9	6.0	μΑ	+85°C									
		3.0	8.0	μΑ	-40°C									
		3.2	8.0	μΑ	+25°C	VDD = 5.0V	32 kHz on Timer1 ⁽⁴⁾							
		3.4	8.0	μΑ	+85°C									
D026	A/D Converter	1.0	2.0	μΑ	-40°C to +85°C	VDD = 2.0V								
(ΔIAD)		1.0	2.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on, not converting							
		1.0	2.0	μΑ	-40°C to +85°C	VDD = 5.0V								

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through RExT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2RExT (mA) with RExT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

26.3 DC Characteristics: PIC18F2423/2523/4423/4523 (Industrial) PIC18LF2423/2523/4423/4523 (Industrial)

DC CHA	ARACTE	RISTICS				unless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	VIL	Input Low Voltage				
		I/O Ports:				
D030		with TTL buffer	Vss	0.15 Vdd	V	VDD < 4.5V
D030A				0.8	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer	Vss	0.2 Vdd	V	
		RC3 and RC4	Vss	0.3 Vdd	V	
D032		MCLR	Vss	0.2 Vdd	V	
D033		OSC1	Vss	0.3 Vdd	V	HS, HSPLL modes
D033A		OSC1	Vss	0.2 Vdd	V	RC, EC modes ⁽¹⁾
D033B		OSC1	Vss	0.3	V	XT, LP modes
D034		T13CKI	Vss	0.3	V	
	Viн	Input High Voltage				
		I/O Ports:				
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	VDD < 4.5V
D040A			2.0	Vdd	V	$4.5V \le VDD \le 5.5V$
D041		with Schmitt Trigger buffer	0.8 Vdd	Vdd	V	
		RC3 and RC4	0.7 Vdd	Vdd	V	
D042		MCLR	0.8 Vdd	Vdd	V	
D043		OSC1	0.7 Vdd	Vdd	V	HS, HSPLL modes
D043A		OSC1	0.8 Vdd	Vdd	V	EC mode
D043B		OSC1	0.9 Vdd	Vdd	V	RC mode ⁽¹⁾
D043C		OSC1	1.6	Vdd	V	XT, LP modes
D044		T13CKI (2.2)	1.6	Vdd	V	
	lı∟	Input Leakage Current ^(2,3)				
D060		I/O Ports	_	±1	μA	$VSS \le VPIN \le VDD$, Pin at high-impedance
D061		MCLR	_	±5	μA	$Vss \le VPIN \le VDD$
D063		OSC1	_	±5	μΑ	$Vss \le VPIN \le VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB Weak Pull-up Current	50	400	μA	VDD = 5V, VPIN = VSS

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the $PIC^{\mathbb{R}}$ device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

26.3 DC Characteristics: PIC18F2423/2523/4423/4523 (Industrial) PIC18LF2423/2523/4423/4523 (Industrial) (Continued)

DC CHA	RACTER	RISTICS	Standard Operating Conditions (unless otherwise state Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	Vol	Output Low Voltage				$\langle \cdot \rangle$		
D080		I/O Ports	_	0.6	X	IOL = 8.5 mA, VDD = 4.5V, -40℃ to +85℃		
D083		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	—	0.6	$\langle \rangle \rangle$	$OL = 1.6 \text{ mA}, \text{VDD} = 4.5 \text{V}, 40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$		
	Vон	Output High Voltage ⁽³⁾			$<\!\!/\!\!/$			
D090		I/O Ports	VDD - 0.7	(T)	\searrow	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С		
D092		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	VDD - 0.7	Š,	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С		
		Capacitive Loading Specs on Output Pins		\mathcal{D}				
D100 ⁽⁴⁾	Cosc2	OSC2 pin		15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Сю	All I/O pins and OSC2 (in RC mode)		50	pF	To meet the AC Timing Specifications		
D102	Св	SCL, SDA	\succ –	400	pF	I ² C [™] Specification		

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

DC CHA	ARACTE	ERISTICS					less otherwise stated) +85°C for industrial
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Internal Program Memory Programming Specifications ⁽¹⁾					
D110	Vpp	Voltage on MCLR/VPP/RE3 pin	Vdd + 4.0V	_	12.5	V	(Note 3)
D113	IDDP	Supply Current during Programming	—	_	10	mA	
		Data EEPROM Memory				$\langle \rangle$	
D120	ED	Byte Endurance	100K	1M		EM	√40°C to +85°C
D121	Vdrw	VDD for Read/Write	VMIN	_ <	5.5		Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time	—	4	\searrow	ms	
D123	Tretd	Characteristic Retention	40) -	Year	Provided no other specifications are violated
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽²⁾		10M	—	E/W	-40°C to +85°C
		Program Flash Memory		\sim			
D130	Eр	Cell Endurance <	TOK	100K		E/W	-40°C to +85°C
D131	Vpr	VDD for Read	VMIN	_	5.5	V	VMIN = Minimum operating voltage
D132	VIE	VDD for Block Erase	3.0		5.5	V	Using ICSP™ port
D132A	Viw	VDD for Externally Timed Erase	2.0	_	5.5	V	Using ICSP port
D132B	Vpew	VDD for Self-Timed Write	Vmin	—	5.5	V	VMIN = Minimum operating voltage
D133	TIE	ICSP Block Engre Gycle Time	—	4	—	ms	VDD > 4.5V
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	_	_	ms	VDD > 4.5V
D133A	Tiw	Selt-Timed Write Cycle Time	—	2	—	ms	
D134	TRETD	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated

TABLE 26-1: MEMORY PROGRAMMING REQUIREMENTS

+ Data in Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note **1**:>

These specifications are for programming the on-chip program memory through the use of table write instructions.

Refer to Section 7.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM **2**% endurance.

3: Required only if Single-Supply Programming is disabled.

COMPARATOR SPECIFICATIONS TABLE 26-2:

Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).										
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments			
D300	VIOFF	Input Offset Voltage	—	±5.0	±10	mV	(\bigcirc)			
D301	VICM	Input Common Mode Voltage*	0		Vdd - 1.5	y >				
D302	CMRR	Common Mode Rejection Ratio*	55		—	dB	\searrow			
300	TRESP	Response Time ^{(1)*}	—	150	400 ~	ns	PIC18FXXXX			
300A]		—	150	600	ns	PIC18 LF XXXX, VDD = 2.0V			
301	Тмс2о∨	Comparator Mode Change to Output Valid*	—		(10)	μs				

These parameters are characterized but not tested. *

Note 1: Response time measured with one comparator input at (VDI - (1,5)/2, while the other input transitions from Vss to VDD.

VOLTAGE REFERENCE SPECIFICATIONS **TABLE 26-3:**

Param No.	Sym	Characteristics	Min	тур	Max	Units	Comments
D310	Vres	Resolution	Vpd/24		Vdd/32	LSb	
D311	VRAA	Absolute Accuracy	—	_	1/2	LSb	Low Range (CVRR = 1)
D312	VRur	Unit Resistor Value (R)*	—	2k	—	Ω	
310	TSET	Settling Time	—	_	10	μs	

These parameters are characterized but not tested.

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

PIC18F2423/2523/4423/4523





Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
Param No.	Sym	Charact	Characteristic				Units	Conditions		
D420		•	HLVDL<3:0> = 0000	2.12	2.17	2.22	V			
		Transition High-to-Low	HLVDL<3:0> = 0001	2.18	2.23	2.28	V			
		G	HLVDL=3:0> = 0010	2.31	2.36	2.42	V			
			HLVDL<3:0> = 0011	2.38	2.44	2.49	V			
			HLVDL<3:0> = 0100	2.54	2.60	2.66	V			
		$\langle \rangle$	HLVDL<3:0> = 0101	2.72	2.79	2.85	V			
			HLVDL<3:0> = 0110	2.82	2.89	2.95	V			
			HLVDL<3:0> = 0111	3.05	3.12	3.19	V			
			HLVDL<3:0> = 1000	3.31	3.39	3.47	V			
	<		HLVDL<3:0> = 1001	3.46	3.55	3.63	V			
	\bigcap		HLVDL<3:0> = 1010	3.63	3.71	3.80	V			
	$\langle \langle \cdot \rangle$		HLVDL<3:0> = 1011	3.81	3.90	3.99	V			
\sim			HLVDL<3:0> = 1100	4.01	4.11	4.20	V			
$\backslash [$	\sim		HLVDL<3:0> = 1101	4.23	4.33	4.43	V			
\backslash	$\langle $		HLVDL<3:0> = 1110	4.48	4.59	4.69	V			

⁺ Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

26.4 AC (Timing) Characteristics

	parameter symbols have been created the following formats:		
1. TppS2pp	S	3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			\sim
F	Frequency	Т	Time
Lowercase	letters (pp) and their meanings:		$\langle \bigtriangledown \rangle$
рр			$\langle \rangle \rangle \langle \langle \rangle$
CC	CCP1	osc	OSCI
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	\$\$
dt	Data in	tO(() TOČKI
io	I/O port		Т13СКІ
mc	MCLR	< vvr	WR
Uppercase	letters and their meanings:		
S		\rightarrow	
F	Fall	Ρ	Period
Н	High	¥ R	Rise
I	Invalid (High-Impedance)	V	Valid
L	Low	Z	High-Impedance
I ² C only			
AA	output access $\left(\bigcap \int \bigvee \right)$	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C	specifications only		
CC			
HD	Hold	SU	Setup
ST	$\land \lor \checkmark$		
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

26.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 26-5 apply to all timing specifications unless otherwise noted. Figure 26-4 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F2423/2523/4423/4523 and PIC18LF2423/2523/4423/4523 tamilies of devices specifically and only those devices.

TABLE 26-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 26.1 and Section 26.3. LF parts operate for industrial temperatures only.



26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS



TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS//

Param. No.	Symbol	Characteristic	;	Min	Max	Units	Conditions
1A	FCLKI	Frequency	CLKI External)/40	MHz	EC, ECIO Oscillator mode
			Clock	/pc	1	MHz	XT Oscillator mode
			\sim	(pc	25	MHz	HS Oscillator mode
			\sim	<u> </u>	10	MHz	HS + PLL Oscillator mode
			\langle / \langle	DC	33	kHz	LP Oscillator mode
1B	Fosc		Oscillator	DC	4	MHz	RC Oscillator mode
			~ ~	4	10	MHz	HS + PLL Oscillator mode
			\sim	5	33	kHz	LP Oscillator mode
1C	TCLKI	Period	CLKI External	25	_	ns	EC, ECIO Oscillator mode
			Clock	1000	—	ns	XT Oscillator mode
				40	—	ns	HS Oscillator mode
		$\langle \rangle$		100	250	ns	HS + PLL Oscillator mode
		\sim		30	—	μs	LP Oscillator mode
1D	Tosc		Oscillator	250		ns	RC Oscillator mode
				100	250	ns	HS + PLL Oscillator mode
	\langle	$\sum \langle \vee \rangle$		30	_	μs	LP Oscillator mode
2	Toy	Instruction Cycle Time ⁽¹⁾		100		ns	TCY = 4/FOSC
3	TQSL,)	External Clock in (OSC1)		30	_	ns	XT Oscillator mode
	TOSH	High or Low Time		2.5	—	μs	LP Oscillator mode
7/	$\overline{\overline{\mathbf{A}}}$			10	—	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1) Ris	se or Fall Time	_	20	ns	XT Oscillator mode
	TosF			—	50	ns	LP Oscillator mode
				—	7.5	ns	HS Oscillator mode

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	—	10	MHz/	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	_	40	MHz	HS mode only
F12	t _{rc}	PLL Start-up Time (Lock Time)		_	2	ms	$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$
F13	ΔCLK	CLKO Stability (Jitter)	-2	—	+2	%	>

TABLE 26-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 26-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F2423/2523/4423/4523 (INDUSTRIAL) PIC18LF2423/2523/4423/4523 (INDUSTRIAL)

	FX423/X523 ustrial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $(-40^{\circ}C \le A \le +85^{\circ}C \text{ for industrial})$								
	X423/X523 ustrial)	Standard Operating Conditions (unless otherwise stated) Operating temperature \rightarrow -40°C \leq TA \leq +85°C for industrial								
Param No.	Device	Min	Min Typ Max Units Conditions							
	INTOSC Accuracy @ Freq = 8	MHz, 4 M	Hz, 2, MH	z, 1 MHz,	500 kH	z, 250 kHz, 125 kH	z ⁽¹⁾			
	PIC18LFX423/X523	-2	4/4	2	%	+25°C	VDD = 2.7-3.3V			
		/ <i>1</i> 5	<u> </u>	5	%	-10°C to +85°C	VDD = 2.7-3.3V			
		(nø/	> +/-1	10	%	-40°C to +85°C	VDD = 2.7-3.3V			
	PIC18FX423/X523	-2	+/-1	2	%	+25°C	VDD = 4.5-5.5V			
		5)-5	_	5	%	-10°C to +85°C	VDD = 4.5-5.5V			
		-10	+/-1	10	%	-40°C to +85°C	VDD = 4.5-5.5V			
	INTRC Accuracy @ Freq = 31	kHz ⁽²⁾			•					
	PIC48LFX423/X523	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V			
	PIC18FX423/X523	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

3: Change of INTRC frequency as VDD changes.

PIC18F2423/2523/4423/4523



FIGURE 26-6:

CLKO AND I/O TIMING REQUIREMENTS **TABLE 26-9:**

Param No.	Symbol	Characteri	stic	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO ↓	$7 \wedge$	—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO↑	\bigtriangledown	—	75	200	ns	(Note 1)
12	TckR	CLKO Rise Time	—	35	100	ns	(Note 1)	
13	TckF			—	35	100	ns	(Note 1)
14	TckL2ioV	CLKO to Port Out Valid		—	_	0.5 Tcy + 20	ns	(Note 1)
15	TioV2ckH	Port In Valid before CLKO ↑		0.25 TCY + 25	_	—	ns	(Note 1)
16	TckH2iol	Port the Hold after CLKO ↑		0		_	ns	(Note 1)
17	TosH2ioV <	OSO1 7 (Q1 cycle) to Port Out Valid		—	50	150	ns	
18	TosH2iQ	QSC11 (Q2 cycle) to	PIC18FXXXX	100	_	_	ns	
18A		Port Input Invalid (I/O in hold time)	PIC18 LF XXXX	200	—	—	ns	VDD = 2.0V
19	TioV205H/	Port Input Valid to OSC1 ↑	(I/O in setup time)	0		—	ns	
20	TioR	Port Output Rise Time	PIC18FXXXX	—	10	25	ns	
20A 🔪	\sim		PIC18 LF XXXX	—	_	60	ns	VDD = 2.0V
21	₽ioF	Port Output Fall Time	PIC18 F XXXX	—	10	25	ns	
21A			PIC18 LF XXXX	—	_	60	ns	VDD = 2.0V
22†	TINP	INT Pin High or Low Time		Тсү		_	ns	
23†	Trbp	RB7:RB4 Change INT High or Low Time		Тсү	_	—	ns	
24†	TRCP	RC7:RC4 Change INT Hi	gh or Low Time	20	_	_	ns	

† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.



FIGURE 26-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND

FIGURE 26-8: BROWN-OUT RESET TIMING



TABLE 26-10 RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30 \ \	Tmcb	MCLR Pulse Width (low)	2			μs	
31	TWDT	Watchdog Timer Time-out Period (no postscaler)	3.47	4.00	4.82	ms	128 INTRC periods
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	55.4	65.5	77.1	ms	2048 INTRC periods
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	Ι	μs	
35	TBOR	Brown-out Reset Pulse Width	200	_	—	μs	$VDD \le BVDD$ (see D005)
36	TIVRST	Time for Internal Reference Voltage to become Stable	-	20	50	μs	
37	Tlvd	High/Low-Voltage Detect Pulse Width	200	_	_	μs	Vdd ≤ Vlvd
38	TCSD	CPU Start-up Time	5	_	10	μs	
39	TIOBST	Time for INTOSC to Stabilize	55.6	64.0	75.3	μs	

© 2007 Microchip Technology Inc.

FIGURE 26-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



TABLE 26-11:	TIMER0 AND TIMER1	EXTERNAL	<u>cro</u>	K REQUIREMENTS

Param No.	Symbol		Characteristi		Min	Мах	Units	Conditions
40	Tt0H	T0CKI High F	Pulse Width	No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10	—	ns	
41	Tt0L	T0CKI Low F	ulse Width	No prescaler	0.5 Tcy + 20	_	ns	
			$(C \land \vee$	With prescaler	10	_	ns	
42 Tt0P		T0CKI Periø		No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	713CKD~	Synchronous, r	o prescaler	0.5 Tcy + 20	_	ns	
	~	Clock High	Synchronous,	PIC18FXXXX	10	—	ns	
	\leq	Livine V	with prescaler	PIC18LFXXXX	25	—	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	—	ns	
	$\left \left\langle \right\rangle \right\rangle$			PIC18 LF XXXX	50	—	ns	VDD = 2.0V
46	TUL V	T13CKI	Synchronous, no prescaler		0.5 TCY + 5	_	ns	
	7~7	Clock Low	Synchronous,	PIC18FXXXX	10	_	ns	
\setminus	\mathcal{S}	Time	with prescaler	PIC18 LF XXXX	25	—	ns	VDD = 2.0V
	Ŷ.		Asynchronous	PIC18FXXXX	30	_	ns	
				PIC18LFXXXX	50	—	ns	VDD = 2.0V
47	Tt1P	T13CKI Clock Input Period	Synchronous		Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC18FXXXX	60	—	ns	
				PIC18 LF XXXX	100	—	ns	VDD = 2.0V
48	Tcke2tmrl	Delay from E Timer Increm	xternal T13CKI	Clock Edge to	2 Tosc	7 Tosc	_	
49	Ft1	T13CKI Osci	llator Input Frequ	uency Range	DC	50	kHz	

FIGURE 26-10: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)



TABLE 26-12: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	С	haracteristi	c	Min	Мах	Units	Conditions
50	TccL	CCPx Input Low	No prescal		0.5 TCY + 20		ns	
		Time	With	PIC18FXXXX	10		ns	
			prescaler	PIC18LFXXXX	20		ns	VDD = 2.0V
51	ТссН	CCPx Input	No prescal	er/	0.5 TCY + 20	_	ns	
		High Time	With	PIC18FXXXX	10	_	ns	
		~ (prescaler	PIC18LFXXXX	20	_	ns	VDD = 2.0V
52	TccP	CCPx Input Perio	2d		<u>3 Tcy + 40</u>	_	ns	N = prescale
			\rightarrow		Ν			value (1, 4 or 16)
53	TccR	CCPx Output Fal	ll Time	PIC18FXXXX	—	25	ns	
		$\land \lor \supset \checkmark$		PIC18LFXXXX	_	45	ns	VDD = 2.0V
54	TccF	CCPx Output Fal	ll Time	PIC18FXXXX	—	25	ns	
		$\square \setminus \vee$		PIC18LFXXXX	—	45	ns	VDD = 2.0V



TABLE 26-13: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4423/4523)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
62	TdtV2wrH	Data In Valid before WR ↑ or CS ↑ (setup time)		20		ns	
63	TwrH2dtl	WR for CS to Data-In	PIC18FXXXX	20		ns	
		Invalid (toold time)	PIC18 LF XXXX	35		ns	VDD = 2.0V
64	TrdL2dtV	RD ↓ and CS ↓ to Data–Out Val	id		80	ns	
65	TrdH2dtl 🔨	RD / or CS ↓ to Data–Out Invalid		10	30	ns	
66		NnNibit of the IBF Flag bit being (WR ↑ or CS ↑	Inhibit of the IBF Flag bit being Cleared from		3 TCY		



TABLE 26-14	EXAMPLE SPI MODE	RÉQUIREMENTS	(MASTER MODE	CKF = 0

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to \$CK ↓ or SCK ↑ Input		Тсү	—	ns	
71	TscH	CK Input High Time Continuous		1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	Tdi V2 scH, 7diV2scL	Setup Time of SDI Data Input to SCK Edge		100	—	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 Tcy + 40	—	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to	SCK Edge	100	_	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	—	25	ns	
		(Master mode)	PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX	—	50	ns	
	TscL2doV	SCK Edge	PIC18LFXXXX	_	100	ns	VDD = 2.0V

Note 1: Requires the use of Parameter #73A.



FIGURE 26-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

		\rangle \vee		
TABLE 26-15:	EXAMPLE SPI MODE	REQUIREMENTS	(MASTER MODE,	CKE = 1)

Param. No.	Symbol	Characterist	Characteristic		Max	Units	Conditions
71	TscH	SCK Inpot High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Stave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH TdiV2scL	Serup Time of SDI Data Input to SCK Edge		100	_	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 Tcy + 40		ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge		100		ns	
75	ToloR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
\setminus	K		PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time	•	—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	—	25	ns	
		(Master mode)	PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Maste	r mode)	—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX	—	50	ns	
	TscL2doV	SCK Edge	PIC18LFXXXX	—	100	ns	VDD = 2.0V
81	TdoV2scH, TdoV2scL	SDO Data Output Setup to SCK Edge		Тсү	—	ns	

Note 1: Requires the use of Parameter #73A.



TABLE 26-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK. Triput		Тсү		ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK-Input Low Time Continuous 1		1.25 Tcy + 30	_	ns	
72A		Slave mode) Single Byte		40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK E	100	_	ns		
73A	Tb2b	Last Clock Edge of Byte 1 to the First Cloc	1.5 Tcy + 40	_	ns	(Note 2)	
74	TscH2dill, TscL2dil	Hold Time of SDI Data Input to SCK Edge		100		ns	
75 \	FOOR	SDO Data Output Rise Time	PIC18FXXXX		25	ns	
	K		PIC18LFXXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	SS↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)	•	—	25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK Edge	PIC18FXXXX		50	ns	
	TscL2doV		PIC18LFXXXX	—	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5 Tcy + 40		ns	

Note 1: Requires the use of Parameter #73A.



Param No.	Symbol	Characteristic	/	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK Thoput		Тсү		ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK-Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73A	Tb2b	Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2		1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2dit, TscL2dit	Hold Time of SDI Data Input to SCK	100	_	ns		
75	Tdór))	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
\sim	\square	•	PIC18LFXXXX	_	45	ns	VDD = 2.0V
76 \\	JdoE>	SDO Data Output Fall Time			25	ns	
77	TşsH2doZ	SS [↑] to SDO Output High-Impedanc	e .	10	50	ns	
78	ŤscR	SCK Output Rise Time	PIC18FXXXX	_	25	ns	
		(Master mode)	PIC18LFXXXX	_	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode	e)	_	25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXXXX		50	ns	
	TscL2doV	Edge	PIC18LFXXXX	_	100	ns	VDD = 2.0V
82	TssL2doV	SDO Data Output Valid after $\overline{\text{SS}}\downarrow$	PIC18FXXXX	_	50	ns	
		Edge	PIC18LFXXXX	_	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	_	ns	

TABLE 26-17: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Note 1: Requires the use of Parameter #73A.

PIC18F2423/2523/4423/4523





TABLE 26-18: I²C[™] BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	—		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first
		Hold Time	400 kHz mode	600	—		clock pulse is generated
92	TSU:STO	Stop Condition	100 kHz mode	4700	—	ns	
		Setup Time	400 kHz mode	600	—		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600	_		



© 2007 Microchip Technology Inc.

Param. No.	Symbol	Characte	eristic	Min	Мах	Units	Condițions
100	THIGH	Clock High Time	100 kHz mode	4.0		μs	
			400 kHz mode	0.6	_	μs	
			MSSP Module	1.5 TCY			
101 TLOW	TLOW	Clock Low Time	100 kHz mode	4.7		μs	$\langle \cdot \rangle$
			400 kHz mode	1.3	_	μs	$\checkmark \setminus \backslash$
			MSSP Module	1.5 TCY			
102	TR	SDA and SCL Rise	100 kHz mode	—	1000	∕ns ∖	
		Time	400 kHz mode	20 + 0.1 Св	300	ks	Св is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	— /	300	ns	
		Time	400 kHz mode	20 + 0.1 Cg	300	⊃ ns	CB is specified to be from 10 to 400 pF
00 TSU:STA	Start Condition	100 kHz mode	4.7	$\setminus \Sigma$	μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	$\land 0.6$	/ _	μs	Start condition
91	THD:STA	Start Condition	100 kHz mode 🗸	4.0	_	μs	After this period, the first
		Hold Time	400 kHz mode	Q.6	_	μs	clock pulse is generated
106	THD:DAT	Data Input Hold	100 kHz mode	$\sqrt{0}$	_	ns	
		Time	400 kHz modę	✓ 0	0.9	μs	
107	TSU:DAT	Data Input Setup	100 kHz mode	250		ns	(Note 2)
		Time	400 kHz mode	100		ns	
92	Tsu:sto		190 kHz mode	4.7		μs	
		Setup Time	400 KHz mode	0.6		μs	
109 Taa	Output Valid from	100 kHz mode	_	3500	ns	(Note 1)	
		Clock	400 kHz mode	—	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission can start
D102	Св 🤇	Bus Capacitive Load	ling		400	pF	

TABLE 26-19: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A fast mode l^2C bus device can be used in a standard mode l^2C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode l^2C bus specification), before the SCL line is released.





	TABLE 26-20:	MASTER SSP I ² C [™] BUS	START/STOP B		ENTS
--	--------------	--	--------------	--	------

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			Repeated Start condition	
			1 MHz mode ⁽¹⁾	✓2(Tosc)(BRG + 1)			condition	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	After this period, the	
		Hold Time <	400 KHz mode	2(Tosc)(BRG + 1)			first clock pulse is	
		\square	1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_			
		$\langle \rangle$	1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_			
	\langle	$\langle \rangle \rangle$	1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)				

Note 1: Maximum pin capacitance = 10 pF for all I²C pins.



© 2007 Microchip Technology Inc.

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
100	Thigh	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	$(\bigtriangledown$	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms		
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms /	$\langle \langle \rangle$	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms		
102	TR	SDA and SCL	100 kHz mode	_	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	300	l rs		
103	TF	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св / /	300) ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	- \	100	ns		
90 Tsu:sta	TSU:STA	Start Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)	\searrow	ms	Only relevant for Repeated Start	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	condition	
91	1 Thd:sta	Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	After this period, the first	
			400 kHz mode	2(10sc)(BRG + 1)	_	ms	clock pulse is generated	
			1 MHz mode ⁽¹⁾	2(Tose)(BRG + 1)	_	ms		
106 Thd:dat		Data Input	100 kHz mode	0	_	ns		
		Hold Time	400 kHz mode	> 0	0.9	ms		
107 TSU:DAT			100 KHz mode	250		ns	(Note 2)	
		Setup Time	400 kHz møde	100	_	ns		
92 Tsu:sto		100 KHz mode	2(Tosc)(BRG + 1)	_	ms			
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms		
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	_	3500	ns		
			400 kHz mode	—	1000	ns		
			1 MHz mode ⁽¹⁾	—	_	ns		
110		Bus Free Time	100 kHz mode	4.7	_	ms	Time the bus must be free	
		\sim	400 kHz mode	1.3	_	ms	before a new transmission can start	
D102	CB //	Bus Capacitive Lo	bading	_	400	pF		

TABLE 26-21: MASTER SSP I²C[™] BUS DATA REQUIREMENTS

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

A fast mode I²C bus device can be used in a standard mode I²C bus system, but parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter 102 + parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.




TABLE 26-22: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)		\diamond			
		Clock High to Data Out Valid	PIC18 F XXXX		40	ns	
			PICISLEXXX	—	100	ns	VDD = 2.0V
121	Tckrf	Clock Out Rise Time and Fall Time	PIC18FXXXX	—	20	ns	
		(Master mode)	PIC18LFXXXX	—	50	ns	VDD = 2.0V
122	Tdtrf	Data Out Rise Time and Fall Time	PIG18FXXXX	_	20	ns	
			PIC18LFXXXX	—	50	ns	VDD = 2.0V

FIGURE 26-21: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 26-23: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	<u>SYNC RCV (MASTER & SLAVE)</u> Data Hold before CK ↓ (DT hold time)	10	_	ns	
126	TckL2dtl	Data Hold after CK \downarrow (DT hold time)	15	_	ns	

© 2007 Microchip Technology Inc.

TABLE 26-24: A/D CONVERTER CHARACTERISTICS: PIC18LF2423/2523/4423/4523 (INDUSTRIAL) PIC18LF2423/2523/4423/4523 (INDUSTRIAL)

Param No.	Sym	Characteristic	Min	Тур	Мах	Units		Conditions
A01	Nr	Resolution	—	—	12	bit		AVREF = 3.0V
A03	EIL	Integral Linearity Error	—	±1	±1.5	LSb	VDD = 3.0V	∆VREF ≥ 3.0V
			—	—	±2.0	LSb	VDD = 5.ØV	\sim
A04	Edl	Differential Linearity Error	—	±1	+1.5/-1.0	LSb	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			—	—	TBD	LSb	VDD=5.0V	\sum
A06	EOFF	Offset Error	—	±1	±5	LSb	VDQ = 3.0V	$\Delta VREF \ge 3.0V$
			—	—	±3	LSD	V00=5.0V	
A07	Egn	Gain Error	_	±1	±1.25	LSO	VDD = 3.0V	$\Delta V \text{Ref} \geq 3.0 \text{V}$
			—	—	±2.00	Sb	₩DD = 5.0V	
A10	—	Monotonicity	Gu	uarantee	d ⁽¹⁾	$\left \right $		$VSS \leq VAIN \leq VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	3	-	AVDD-AVSS	√v		For 12-bit resolution
A21	Vrefh	Reference Voltage High	AVss + 3.0V	-/	AVDD + 0.3V	V		For 12-bit resolution
A22	Vrefl	Reference Voltage Low	AVss-0.3V	$ \prec \checkmark$	AVDD - 3.0V	V		For 12-bit resolution
A25	VAIN	Analog Input Voltage	VREFL	$\langle \mathcal{A} \rangle$	VREFH	V		
A30	Zain	Recommended Imped- ance of Analog Voltage Source	- <		2.5	kΩ		
A50	IREF	VREF Input Current ⁽²⁾		<u>>-</u>	5 150	μΑ μΑ		During VAIN acquisition. During A/D conversion cycle.

Legend: TBD = To Be Determined

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3(AN3/VREF+ pin or VDD, whichever is selected as the VREFH source.

VREFL current is from RA2/AN2A/REF-/CVREF pin or VSS, whichever is selected as the VREFL source.



TABLE 26-25: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
130	Tad	A/D Clock Period PIC18FXXXX	0.8	12.5 ⁽¹⁾	μs	Tosc based, VREF \geq 3.0V
		PIC18LFXXXX	1.4	25.0 ⁽¹⁾	μs	VDD = 3.0V; Tosc based, VREF full range
		PIC18FXXXX	TBD	1	μs	A/D RC mode
		PIC18LFXXXX	TBD	3	μs	VDD = 3.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) ⁽²⁾	13	14	Tad	
132	TACQ	Acquisition Time ⁽³⁾	1.4	—	μs	
135	TSWC	Switching Time from Convert \rightarrow Sample	_	(Note 4)		
tbd <	Tiqis)	Discharge Time	0.2		μs	

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50 Ω .

4: On the following cycle of the device clock.

NOTES:

27.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

NOTES:

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead PDIP



28-Lead SOIC



28-Lead QFN



Example



Example







40-Lead PDIP



Example



Legen	d: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

Package Marking Information (Continued)

YYWWNNN



28.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
]	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		.100 BSC	
Top to Seating Plane	A	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units	MILLMETERS				
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	е		1.27 BSC			
Overall Height	А	_	_	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E		10.30 BSC			
Molded Package Width	E1	7.50 BSC				
Overall Length	D		17.90 BSC			
Chamfer (optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1		1.40 REF			
Foot Angle Top	φ	0°	-	8°		
Lead Thickness	С	0.18	-	0.33		
Lead Width	b	0.31	_	0.51		
Mold Draft Angle Top	α	5°	_	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		40	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	с	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eB	-	-	.700

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		44		
Lead Pitch	е		0.80 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		44	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

APPENDIX A: REVISION HISTORY

Revision A (June 2006)

Original data sheet for PIC18F2423/2523/4423/4523 devices.

Revision B (January 2007)

This revision includes updates to the packaging diagrams.

TABLE B-1: DEVICE DIFFERENCES

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Features	PIC18F2423	PIC18F2523	PIC18F4423	PIC18F4523				
Program Memory (Bytes)	16384	32768	16384	32768				
Program Memory (Instructions)	8192	16384	8192	16384				
Interrupt Sources	19	19	20	20				
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E				
Capture/Compare/PWM Modules	2	2	1	1				
Enhanced Capture/Compare/PWM Modules	0	0	1	1				
Parallel Communications (PSP)	No	No	Yes	Yes				
12-Bit Analog-to-Digital Module	10 input channels	10 input channels	13 input channels	13 input channels				
Packages	28-pin PDIP 28-pin SOIC 28-pin QFN	28-pin PDIP 28-pin SOIC 28-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN				

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442".* The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration*". This Application Note is available as Literature Number DS00726. NOTES:

INDEX

Α	
A/D	7
A/D Converter Interrupt, Configuring	
Acquisition Requirements	
ADCON0 Register	
ADCON1 Register	
ADCON2 Register	
ADRESH Register	
ADRESL Register	
Analog Port Pins, Configuring23	
Associated Registers23	
Calculating the Minimum Required	-
Acquisition Time23	2
Configuring the Module	
Conversion Clock (TAD)	
Conversion Status (GO/DONE Bit)	0
Conversions	
Converter Characteristics	
Discharge	
Operation in Power-Managed Modes	
Selecting and Configuring	
Acquisition Time	3
Special Event Trigger (CCP)	
Use of the CCP2 Trigger	
Absolute Maximum Ratings	
AC (Timing) Characteristics	
Load Conditions for Device	2
Timing Specifications	3
Parameter Symbology	
Temperature and Voltage Specifications	
Timing Conditions	
AC Characteristics	0
Internal RC Accuracy	5
Access Bank	5
Mapping with Indexed Literal	
Offset Mode	2
ACKSTAT	
ACKSTAT Status Flag	
ADCON0 Register	
GO/DONE Bit	
ADCON1 Register	
ADCON2 Register	
ADDFSR	
ADDI OK	
ADDULNK	
ADDWF	
ADDWF ADDWFC ADD	
ADRESH Register	
ADREST Register	
Analog-to-Digital Converter. See A/D.	U
ANDLW	0
ANDWF	
Assembler	9
MPASM Assembler	2
	2
В	
Bank Select Register (BSR)	a
Baud Rate Generator	
BC	
BCF	
BF	-
BF Status Flag	
	-

Block Diagrams	
A/D	30
Analog Input Model 23	31
Baud Rate Generator 19	
Capture Mode Operation14	
Comparator Analog Input Model 24	
Comparator I/O Operating Modes	
Comparator Output 24	
Comparator Voltage Reference 24	44
Comparator Voltage Reference	
Output Buffer Example 24	
Compare Mode Operation 14	
Device Clock 2	
Enhanced PWM 14	
EUSART Receive 21	
EUSART Transmit 21	15
External Power-on Reset Circuit	
(Slow VDD Power-up)4	
Fail-Safe Clock Monitor (FSCM) 26	
Generic I/O Port 10	
High/Low-Voltage Detect with External Input 24	
Interrupt Logic 9	92
MSSP (I ² C Master Mode) 18	39
MSSP (I ² C Mode) 17	70
MSSP (SPI Mode) 16	61
On-Chip Reset Circuit 4	41
PIC18F2423/2523 1	10
PIC18F4423/4523 1	11
PLL (HS Mode) 2	25
PORTD and PORTE (Parallel Slave Port) 12	20
PWM Operation (Simplified) 14	44
Reads from Flash Program Memory7	
Single Comparator	
Table Read Operation7	
Table Write Operation7	74
Table Writes to Flash Program Memory7	79
Timer0 in 16-Bit Mode 12	24
Timer0 in 8-Bit Mode 12	24
Timer1 12	
Timer1 (16-Bit Read/Write Mode) 12	28
Timer1 LP Oscillator 12	
Timer2	34
Timer3	36
Timer3 (16-Bit Read/Write Mode) 13	36
Watchdog Timer	62
BN	30
BNC	31
BNN	31
BNOV	32
BNZ	32
BOR. See Brown-out Reset.	
BOV	35
BRA	
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR) 4	44
Detecting	
Disabling in Sleep Mode 4	
Software Enabled 4	
BSF	
BTFSC	
BTFSS	
BTG	
BZ	36

С

C Compilers	
MPLAB C18	322
MPLAB C30	
CALL	
CALLW	
Capture (CCP Module)	
Associated Registers	
CCP Pin Configuration	
CCPRxH:CCPRxL Registers Prescaler	
Software Interrupt	
Timer1/Timer3 Mode Selection	141
Capture (ECCP Module)	
Capture/Compare/PWM (CCP)	
Capture Mode. See Capture.	
CCP Mode and Timer Resources	140
CCP2 Pin Assignment	
CCPRxH Register	
CCPRxL Register	140
Compare Mode. See Compare.	
Interaction of CCP1 and CCP2 for	
Timer Resources	
Module Configuration	140
Clock Sources	
Selecting the 31 kHz Source	
Selection Using OSCCON Register	
CLRF	-
CLRWDT	287
Code Examples	
16 x 16 Signed Multiply Routine	
16 x 16 Unsigned Multiply Routine 8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
Changing Between Capture Prescalers	
Computed GOTO Using an Offset Value	141
Data EEPROM Read	
Data EEPROM Refresh Routine	
Data EEPROM Write	
Erasing a Flash Program Memory Row	
Fast Register Stack	
How to Clear RAM (Bank 1) Using	
Indirect Addressing	68
Implementing a Real-Time Clock Using	
a Timer1 Interrupt Service	
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD	
Initializing PORTE	
Loading the SSPBUF (SSPSR) Register	
Reading a Flash Program Memory Word	/ /
Saving STATUS, WREG and BSR Registers in RAM	102
Writing to Flash Program Memory	103 80_81
Code Protection	
COMF	
Comparator	
Analog Input Connection Considerations	
Associated Registers	
Configuration	
Effects of a Reset	
Interrupts	
Operation	239
Operation During Sleep	240

Outputs2	239
Reference	
External Signal2	239
Internal Signal2	
Response Time 2	239
Comparator Specifications	
Comparator Voltage Reference 2	243
Accuracy and Error 2	
Associated Registers 2	
Configuring	243
Connection Considerations 2	244
Effects of a Reset 2	244
Operation During Sleep 2	244
Compare (CCP Module) 1	42
Associated Registers 1	43
CCP Pin Configuration 1	42
CCPRx Register 1	
Software Interrupt Mode 1	42
Special Event Trigger 137, 142, 2	
Timer1/Timer3 Mode Selection 1	42
Compare (ECCP Module) 1	48
Computed GOTO	
Configuration Bits 2	
Configuration Register Protection 2	
Context Saving During Interrupts 1	
Conversion Considerations 3	
CPFSEQ2	288
CPFSGT2	289
CPFSLT 2	
Crystal Oscillator/Ceramic Resonator	
Customer Change Notification Service	
Customer Support 3	87

D

Data Addressing Modes
Comparing Addressing Modes with the
Extended Instruction Set Enabled
Direct
Indexed Literal Offset
Instructions Affected
Indirect
Inherent and Literal
Data EEPROM
Code Protection
Data EEPROM Memory
Associated Registers87
EEADR Register
EECON1 and EECON2 Registers
Operation During Code-Protect
Protection Against Spurious Write
Reading
Using
Write Verify85
Writing
Data Memory59
Access Bank 62
and the Extended Instruction Set
Bank Select Register (BSR)59
General Purpose Registers 62
Map for PIC18F2423/4423 60
Map for PIC18F2523/452361
Special Function Registers63
DAW
DC and AC Characteristics
Graphs and Tables

DC Characteristics	337
Power-Down and Supply Current	328
Supply Voltage	327
DCFSNZ	291
DECF	290
DECFSZ	291
Development Support	321
Device Differences	.373
Device Overview	7
Details on Individual Family Members	8
Features (table)	
New Core Features	7
Other Special Features	8
Device Reset Timers	45
Oscillator Start-up Timer (OST)	45
PLL Lock Time-out	45
Power-up Timer (PWRT)	45
Time-out Sequence	45
Direct Addressing	

Е

Effect on Standard PIC MCU Instructions	318
Effects of Power-Managed Modes on	
Various Clock Sources	
Electrical Characteristics	
Enhanced Capture/Compare/PWM (ECCP)	147
Associated Registers	160
Capture and Compare Modes	148
Capture Mode. See Capture (ECCP Module).	
Enhanced PWM Mode	149
Outputs and Configuration	
Pin Configurations for ECCP1	
PWM Mode. See PWM (ECCP Module).	
Special Event Trigger	148
Standard PWM Mode	
Timer Resources	
Enhanced Universal Synchronous Asynchronous	
Receiver Transmitter (EUSART). See EUSART.	
Equations	
A/D Acquisition Time	232
A/D Minimum Charging Time	
Errata	
EUSART	
Asynchronous Mode	215
Associated Registers, Receive	
Associated Registers, Transmit	
Auto-Wake-up on Sync	
Break Character	218
Break Character Sequence	
Receiver	
Receiving a Break Character	
Setting Up 9-Bit Mode with	
Address Detect	217
Transmitter	
Baud Rate Generator	
Operation in Power-Managed Mode	209
Baud Rate Generator (BRG)	
Associated Registers	
Auto-Baud Rate Detect	
Baud Rate Error, Calculating	
Baud Rates, Asynchronous Modes	
High Baud Rate Select (BRGH Bit)	
Sampling	
	209

Synchronous Master Mode	221
Associated Registers, Receive	223
Associated Registers, Transmit	222
Reception	223
Transmission	
Synchronous Slave Mode	224
Associated Registers, Receive	225
Associated Registers, Transmit	224
Reception	225
Transmission	224
Extended Instruction Set	
ADDFSR	314
ADDULNK	314
CALLW	315
Considerations for Use	318
MOVSF	315
MOVSS	316
PUSHL	316
SUBFSR	317
SUBULNK	
Syntax	313
Using MPLAB IDE Tools	
External Clock Input	

F

Fail-Safe Clock Monitor	253, 265
Exiting Operation	265
Interrupts in Power-Managed Modes	
POR or Wake from Sleep	
WDT During Oscillator Failure	265
Fast Register Stack	56
Flash Program Memory	
Associated Registers	
Control Registers	74
EECON1 and EECON2	
TABLAT (Table Latch) Register	
TBLPTR (Table Pointer) Register	
Erase Sequence	
Erasing	
Operation During Code-Protect	81
Reading	
Table Pointer	
Boundaries Based on Operation	
Table Pointer Boundaries	
Table Reads and Table Writes	
Write Sequence	
Writing To	
Protection Against Spurious Writes	81
Unexpected Termination	81
Write Verify	81
FSCM. See Fail-Safe Clock Monitor.	

G

292
2

Н

Hardware Multiplier	89
Introduction	
Operation	89
Performance Comparison	89

PIC18F2423/2523/4423/4523

High/Low-Voltage Detect	247
Applications	
Associated Registers	
Characteristics	
Current Consumption	
Effects of a Reset	
Operation	
During Sleep	
Setup	249
Start-up Time	
Typical Low-Voltage Application	
HLVD. See High/Low-Voltage Detect.	

I

I/O Ports
I ² C Mode (MSSP)
Acknowledge Sequence Timing198
Baud Rate Generator191
Bus Collision
During a Repeated Start Condition
During a Stop Condition203
Clock Arbitration192
Clock Stretching184
10-Bit Slave Receive Mode (SEN = 1)
10-Bit Slave Transmit Mode
7-Bit Slave Receive Mode (SEN = 1)
7-Bit Slave Transmit Mode
Clock Synchronization and the CKP bit
Effects of a Reset199
General Call Address Support
I ² C Clock Rate w/BRG191
Master Mode
Operation190
Reception
Repeated Start Condition Timing
Start Condition Timing
Transmission
Multi-Master Communication. Bus Collision
and Arbitration
Multi-Master Mode
Operation
Read/Write Bit Information (R/W Bit)
Registers
Serial Clock (RC3/SCK/SCL)
Slave Mode
Addressing
Reception
Transmission
Sleep Operation
Stop Condition Timing
ID Locations
INCF
INCFSZ
In-Circuit Debugger
In-Circuit Serial Programming (ICSP)
Indexed Literal Offset Addressing
and Standard PIC18 Instructions
Indexed Literal Offset Mode
Indirect Addressing69
INFSNZ
Initialization Conditions for all Registers
Instruction Cycle57
Clocking Scheme

Instruction Set	
ADDLW	
ADDWF	
ADDWF (Indexed Literal Offset Mode)	
ADDWFC ANDLW	
ANDEW	
BC	
BCF	. 280
BN	. 280
BNC	-
BNN	-
BNOV BNZ	
виz воv	-
BRA	
BSF	
BSF (Indexed Literal Offset Mode)	. 319
BTFSC	. 284
BTFSS	-
BTG	
BZ	
CALL CLRF	
CLRWDT	
COMF	
CPFSEQ	
CPFSGT	. 289
CPFSLT	. 289
DAW	. 290
DCFSNZ	
DECF	
DECFSZ	
Extended Instruction Set	
General Format GOTO	
INCF	-
INCFSZ	
INFSNZ	
IORLW	. 294
IORWF	. 294
LFSR	
MOVF	
MOVFF	
MOVLW MOVWF	
MULLW	
MULWF	
NEGF	
NOP	
Opcode Field Descriptions	. 272
POP	
PUSH	
RCALL	
RETFIE RETLW	
RETURN	
RLCF	
RLNCF	
RRCF	
RRNCF	
SETF	. 305

PIC18F2423/2523/4423/4523

SETF (Indexed Literal Offset Mode)	
SLEEP Standard Instructions	
SUBFWB	
SUBLW	
SUBWF	
SUBWFB	
Summary	
SWAPF	
TBLRD	
TBLWT	
TSTFSZ	
XORLW	311
XORWF	312
INTCON Registers	-95
Inter-Integrated Circuit. See I ² C.	
Internal Oscillator Block	. 26
Adjustment	
INTIO Modes	. 26
INTOSC Frequency Drift	26
INTOSC Output Frequency	26
OSCTUNE Register	
PLL in INTOSC Modes	
Internal RC Oscillator	
Use with WDT	262
Internet Address	
Interrupt Sources	
A/D Conversion Complete	
Interrupt-on-Change (RB7:RB4)	100
INTn Pin	
PORTB, Interrupt-on-Change	
TMR0	
TMR1 Overflow	
TMR2 to PR2 Match (PWM)144,	
TMR3 Overflow	
Interrupts	. 91
Interrupts, Flag Bits	
Interrupt-on-Change (RB7:RB4) Flag	
(RBIF Bit)	108
INTOSC, INTRC. See Internal Oscillator Block.	
IORLW	
IORWF	
IPR Registers	100
L	
LFSR	295

LFSR	
Low-Voltage ICSP Programming. See Single-Supply	
ICSP Programming.	

Μ

Master Clear (MCLR)	43
Master Synchronous Serial Port (MSSP). See MSSP.	
Memory Organization	53
Data Memory	59
Program Memory	53
Memory Programming Requirements	339
Microchip Internet Web Site	387
Migration from Baseline to	
Enhanced Devices	374
Migration from High-End to	
Enhanced Devices	375
Migration from Mid-Range to	
Enhanced Devices	375
MOVF	295
MOVFF	296

MOVLB	
MOVSF	-
MOVSS	
MOVWF	
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB ICD 2 In-Circuit Debugger	
	23
MPLAB ICE 2000 High-Performance Universal	~~
In-Circuit Emulator	23
MPLAB ICE 4000 High-Performance Universal	
In-Circuit Emulator	23
MPLAB Integrated Development	
Environment Software	
MPLAB PM3 Device Programmer	23
MPLINK Object Linker/MPLIB Object Librarian	22
MSSP	
ACK Pulse	77
Control Registers (general)10	
I ² C Mode. See I ² C Mode.	•
Module Overview	61
SPI Master/Slave Connection	
	00
SPI Mode. See SPI Mode.	~~
SSPBUF Register 10	
SSPSR Register 1	
MULLW	
MULWF	98
Ν	
NEGF	99
NOP	qq
	00
	00
0	00
-	
Oscillator Configuration	23
Oscillator Configuration	23 23
Oscillator Configuration EC ECIO	23 23 23
Oscillator Configuration EC ECIO HS	23 23 23 23
Oscillator Configuration EC ECIO HS HSPLL	23 23 23 23 23 23
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block	23 23 23 23 23 23 26
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1	23 23 23 23 23 23 26 23
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2	23 23 23 23 23 23 26 23 23
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP	23 23 23 23 23 23 23 23 23 23
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2	23 23 23 23 23 23 23 23 23 23
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP	23 23 23 23 23 23 23 23 23 23 23
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC	23 23 23 23 23 23 23 23 23 23 23 23
Oscillator Configuration	23 23 23 23 23 23 23 23 23 23 23 23 23
Oscillator Configuration	23 23 23 23 23 23 23 23 23 23 23 23 53
Oscillator Configuration EC EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 EP RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) 31,4	23 23 23 23 23 23 23 23 23 23 23 23 23 53 45
Oscillator Configuration	23 23 23 23 23 23 23 23 23 23 23 23 23 2
Oscillator Configuration	23 23 23 23 23 23 23 23 23 23 23 23 53 45 28 29
Oscillator Configuration	23 23 23 23 23 23 23 23 23 23 23 23 23 2
Oscillator Configuration	23 23 23 23 23 23 23 23 23 23 23 23 23 2
Oscillator Configuration	23 23 23 23 23 23 23 23 23 23 23 23 23 2
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Transitions Oscillator, Timer1 Oscillator, Timer3 N	23 23 23 23 23 23 23 23 23 23 23 23 23 2
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Transitions Oscillator, Timer1 Oscillator, Timer3 Oscillator, Timer3	23 23 23 23 23 23 23 23 23 23 23 23 23 2
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Transitions Oscillator Transitions Oscillator, Timer1 Oscillator, Timer3 Oscillator,	23 23 23 23 23 23 23 23 23 23 23 23 23 2
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Transitions Oscillator, Timer1 Oscillator, Timer3 Socillator, Timer3 Oscillator, Timer3 Oscillator, Timer3 Oscillator, Timer3 Oscillator, Timer3 Oscillator, Timer3 Socillator, Timer3 Oscillator, Timer3 Socillator, Time	23 23 23 23 23 23 23 23 23 23 23 23 23 2
Oscillator Configuration EC EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection 20 Oscillator Start-up Timer (OST) 31, 00 Oscillator Transitions 00 Oscillator, Timer1 127, 11 Oscillator, Timer3 11 P Packaging Information 30 Marking 30 Parallel Slave Port (PSP) 114, 12	23 223 223 223 223 223 223 223 223 223
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 LP RC RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Transitions Oscillator, Timer1 Oscillator, Timer1 Socillator, Timer3 P Packaging Information Details (Diagrams) Marking Parallel Slave Port (PSP) 114, 11 Associated Registers	23 223 223 223 223 223 223 223 223 223
Oscillator Configuration EC EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection 20 Oscillator Start-up Timer (OST) 31, 00 Oscillator, Timer1 127, 11 Oscillator, Timer3 11 P Packaging Information 30 Marking 30 Parallel Slave Port (PSP) 114, 12	23 223 223 223 223 223 223 223 223 223
Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 LP RC RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Start-up Timer (OST) Oscillator Transitions Oscillator, Timer1 Oscillator, Timer1 Socillator, Timer3 P Packaging Information Details (Diagrams) Marking Parallel Slave Port (PSP) 114, 11 Associated Registers	23 23 23 23 23 23 23 23 23 23 23 23 23 2

 Select (PSPMODE Bit)
 114, 120

 WR (Write Input)
 120

 PICSTART Plus Development Programmer
 324

 PIE Registers
 98

Pin F <u>unctio</u> ns		
MCLR/VPP/RE3		
OSC1/CLKI/RA7	12	, 16
OSC2/CLKO/RA6		·
RA0/AN0		·
RA1/AN1		
RA2/AN2/VREF-/CVREF		
RA3/AN3/VREF+		
RA4/T0CKI/C1OUT	13	, 17
RA5/AN4/SS/HLVDIN/C2OUT	13	, 17
RB0/INT0/FLT0/AN12	14	, 18
RB1/INT1/AN10	14	, 18
RB2/INT2/AN8		
RB3/AN9/CCP2	14	. 18
RB4/KBI0/AN11		
RB5/KBI1/PGM		
RB6/KBI2/PGC		·
RB7/KBI3/PGD		·
RC0/T10S0/T13CKI		·
RC1/T10SI/CCP2		
RC2/CCP1		
RC2/CCP1/P1A		
RC3/SCK/SCL		
		, -
RC4/SDI/SDA		·
RC5/SDO		
RC6/TX/CK		·
RC7/RX/DT		·
RD0/PSP0		-
RD1/PSP1		
RD2/PSP2		. 20
RD3/PSP3		. 20
RD4/PSP4		. 20
RD5/PSP5/P1B		. 20
RD6/PSP6/P1C		.20
RD7/PSP7/P1D		
RE0/RD/AN5		
RE1/WR/AN6		. 21
RE2/CS/AN7		
VDD		
Vss		
Pinout I/O Descriptions		,
PIC18F2423/2523		.12
PIC18F4423/4523		
PIR Registers		
PLL Frequency Multiplier		
HSPLL Oscillator Mode		
Use with INTOSC		
POP		-
		300
POR. See Power-on Reset.		
PORTA		
Associated Registers		
LATA Register		
PORTA Register		
TRISA Register	••••••	105
PORTB		
Associated Registers		110
LATB Register	·····	108
PORTB Register		
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)		108
TRISB Register		
PORTC		
Associated Registers		113
LATC Register		
PORTC Register		
RC3/SCK/SCL Pin		
TRISC Register		
I NIGO NEGISIEI		111

PORTD
Associated Registers 116
LATD Register
Parallel Slave Port (PSP) Function
PORTD Register
TRISD Register 114 PORTE
Associated Registers 119
LATE Register
PORTE Register
PSP Mode Select (PSPMODE Bit)
TRISE Register
Power-Managed Modes
and A/D Operation
and Multiple Sleep Commands
and PWM Operation159
and SPI Operation169
Clock Transitions and Status Indicators
Effects on Clock Sources 31
Entering
Exiting Idle and Sleep Modes
by Interrupt
by Reset
by WDT Time-out
Without a Start-up Delay 40 Idle Modes
PRI_IDLE
RC_IDLE
SEC IDLE
Run Modes
PRI_RUN
RC_RUN
SEC_RUN
Selecting 33
Sleep Mode
Summary (table)
Power-on Reset (POR)
Time-out Sequence
Power-up Delays
Power-up Timer (PWRT)
Timer2
Prescaler, Timer0
Prescaler, Timer2
PRI_IDLE Mode
PRI_RUN Mode
Program Counter
PCL, PCH and PCU Registers
PCLATH and PCLATU Registers
Program Memory
and Extended Instruction Set72
Code Protection
Instructions
Two-Word
Interrupt Vector
Look-up Tables
Map and Stack (diagram)53 Reset Vector53
Program Verification and Code Protection
Associated Registers
PSP. See Parallel Slave Port.
Pulse-Width Modulation. See PWM (CCP Module)
and PWM (ECCP Module).
PUSH
PUSH and POP Instructions55
PUSHL

PWM (CCP Module)
Associated Registers146
Auto-Shutdown (CCP1 Only)145
Duty Cycle144
Example Frequencies/Resolutions145
Period
Setup for PWM Operation145
TMR2 to PR2 Match144
PWM (ECCP Module)149
CCPR1H:CCPR1L Registers
Direction Change in Full-Bridge
Output Mode154
Duty Cycle
Effects of a Reset 159
Enhanced PWM Auto-Shutdown
Example Frequencies/Resolutions
Full-Bridge Application Example
Full-Bridge Mode153
Half-Bridge Mode152
Half-Bridge Output Mode
Applications Example152
Operation in Power-Managed Modes159
Operation with Fail-Safe Clock Monitor
Output Configurations150
Output Relationships (Active-High)151
Output Relationships (Active-Low)
Period149
Programmable Dead-Band Delay156
Setup for PWM Operation159
Start-up Considerations158
TMR2 to PR2 Match149

Q

Q	Clock	 145,	150

R

RAM. See Data Memory.	
RBIF Bit	108
RC Oscillator	
RCIO Oscillator Mode	
RC_IDLE Mode	39
RC_RUN Mode	
RCALL	301
RCON Register	
Bit Status During Initialization	
Reader Response	388
Register File	62
Register File Summary	64–66
Registers	
ADCON0 (A/D Control 0)	
ADCON1 (A/D Control 1)	228
ADCON2 (A/D Control 2)	229
BAUDCON (Baud Rate Control)	208
CCP1CON (Enhanced Capture/Compare/PWM	
Control 1)	147
CCPxCON (Standard Capture/Compare/PWM	
Control)	
CMCON (Comparator Control)	
CONFIG1H (Configuration 1 High)	
CONFIG2H (Configuration 2 High)	
CONFIG2L (Configuration 2 Low)	
CONFIG3H (Configuration 3 High)	
CONFIG4L (Configuration 4 Low)	257
CONFIG5H (Configuration 5 High)	258
CONFIG5L (Configuration 5 Low)	
CONFIG6H (Configuration 6 High)	259

CONFIG6L (Configuration 6 Low)	259
CONFIG7H (Configuration 7 High)	
CONFIG7L (Configuration 7 Low)	
CVRCON (Comparator Voltage	
Reference Control)	243
DEVID1 (Device ID 1)	
DEVID2 (Device ID 2)	
ECCP1AS (ECCP Auto-Shutdown Control)	
ECCP1DEL (Dead-Band Delay)	
EECON1 (EEPROM Control 1)	75, 84
HLVDCON (High/Low-Voltage	0.47
Detect Control)	
INTCON (Interrupt Control)	
INTCON2 (Interrupt Control 2)	
INTCON3 (Interrupt Control 3)	
IPR1 (Peripheral Interrupt Priority 1)	
IPR2 (Peripheral Interrupt Priority 2)	101
OSCCON (Oscillator Control)	30
OSCTUNE (Oscillator Tuning)	27
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt Request	
(Flag) 1)	96
PIR2 (Peripheral Interrupt Request	00
(Flag) 2)	97
RCON (Reset Control) 4	
RCSTA (Receive Status and Control)	
SSPADD (MSSP Address)	
SSPADD (MSSP Address) SSPCON1 (MSSP Control 1, I ² C Mode)	174
SSPCON1 (MSSP Control 1, FC Mode) SSPCON1 (MSSP Control 1, SPI Mode)	172
SSPCON1 (MSSP Control 1, SPI Mode)	163
	470
SSPCON2 (MSSP Control 2, I ² C Mode)	173
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode)	173 171
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode)	173 171 162
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS	173 171 162 67
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer)	173 171 162 67 55
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control)	173 171 162 67 55 123
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control)	173 171 162 67 55 123 127
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control)	173 171 162 67 55 123 127
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control)	173 171 162 67 55 123 127 133
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control)	173 171 162 67 55 123 127 133 135 118
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control)	173 171 162 67 55 123 127 133 135 118
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control)	173 171 162 67 55 123 127 133 135 118 206
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control)	173 171 162 67 55 123 127 133 135 118 206 263
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET	173 171 162 67 55 123 127 133 135 118 206 263 301
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control)	173 171 162 67 55 123 127 133 135 118 206 263 301 48
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253 253
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253 253 253
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253 253 253 253
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253 253 253 253 253
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253 253 253 253 253 302
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) TOCON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253 253 253 253 253 302 302 302
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 253 253 253 253 302 302 303
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T1CON (Timer2 Control) T2CON (Timer3 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 253 253 253 302 302 303 54
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T1CON (Timer2 Control) T2CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 253 253 253 302 302 302 303 54 55
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T1CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 253 253 253 302 302 302 303 54 55 373
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) WDTCON (Watchdog Timer Control) Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 253 253 253 302 302 302 303 54 55 373 303
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 263 253 253 302 302 303 54 55 373 303 304
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253 253 253 302 302 303 304 304 304 304
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253 253 253 302 302 303 304 304 304 304
SSPCON2 (MSSP Control 2, I ² C Mode) SSPSTAT (MSSP Status, I ² C Mode) SSPSTAT (MSSP Status, SPI Mode) STATUS STKPTR (Stack Pointer) T0CON (Timer0 Control) T1CON (Timer1 Control) T2CON (Timer2 Control) T3CON (Timer3 Control) TRISE (PORTE/PSP Control) TXSTA (Transmit Status and Control) WDTCON (Watchdog Timer Control) RESET Reset State of Registers Resets	173 171 162 67 55 123 127 133 135 118 206 263 301 48 1, 253 253 253 302 302 303 304 304 304 304

SCK	161
SDI	
SDO	161
SEC IDLE Mode	. 38
SEC_RUN Mode	. 34

PIC18F2423/2523/4423/4523

Serial Clock, SCK			
Serial Peripheral Interface. See SPI Mode. SETF			
Single-Supply ICSP Programming. Slave Select (SS)			
SLEEP			
Sleep			
OSC1 and OSC2 Pin States			
Software Simulator (MPLAB SIM)			
Special Event Trigger. See Compare (ECCP Mode).			
Special Features of the CPU253			
Special Function Registers63			
Мар63			
SPI Mode (MSSP)			
Associated Registers169			
Bus Mode Compatibility169			
Effects of a Reset169			
Enabling SPI I/O165			
Master Mode166			
Master/Slave Connection165			
Operation164			
Operation in Power-Managed Modes			
Serial Clock161			
Serial Data In161			
Serial Data Out161			
Slave Mode167			
Slave Select161			
Slave Select Synchronization167			
SPI Clock			
Typical Connection165			
<u>SS</u>			
SSPOV			
SSPOV Status Flag			
SSPSTAT Register			
R/W Bit			
Stack Full/Underflow Resets			
SUBFSR			
SUBFWB			
SUBLW			
SUBULNK			
SUBWF			
SUBWFB			
SWAPF			
T			

Table Pointer Operations (table)	76
Table Reads/Table Writes	
TBLRD	
TBLWT	
Time-out in Various Situations (table)	45
Timer0	
Associated Registers	
Interrupt	
Operation	
Prescaler	125
Prescaler Assignment (PSA Bit)	125
Prescaler Select (T0PS2:T0PS0 Bits)	125
Prescaler. See Prescaler. Timer0.	
Reads and Writes in 16-Bit Mode	124
Source Edge Select (T0SE Bit)	
Source Select (T0CS Bit)	
Switching Prescaler Assignment	125
_	

16-Bit Read/Write Mode 129 Associated Registers 131 Interrupt 130 Operation 128 Oscillator 127, 129 Layout Considerations 130 Overflow Interrupt 127 Resetting, Using the CCP 30 Special Event Trigger 130 TIMR1H Register 127 Use as a Real-Time Clock 130 Timer2 134 Associated Registers 134 Operation 133 Output 134 Operation 133 Output 134 PR2 Register 144, 149 TIMR2 to PR2 Match Interrupt 144, 149 Timer3 137 Interrupt 136 Operation 136 Oscillator 135 Timer Diagrams 137 Associated Register 137 Normal Coertion 361 Acknowledge Sequence 198 Aynchronous Transmission 216	Timer1	127
Interrupt 130 Operation 128 Oscillator 127, 129 Layout Considerations 130 Overflow Interrupt 127 Resetting, Using the CCP Special Event Trigger Special Event Trigger 130 TMR1H Register 127 TMR1L Register 127 Use as a Real-Time Clock 130 Timer2 133 Associated Registers 134 Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 135 16-Bit Read/Write Mode 137 Associated Registers 137 Nosciated Registers 137 Noreation 136 Operation 135 Timing Diagrams A/D Conversion A/D Conversion 261 Acknowledge Sequence	16-Bit Read/Write Mode	129
Operation 128 Oscillator 127, 129 Layout Considerations 130 Overflow Interrupt 127 Resetting, Using the CCP 130 TMR1H Register 127 Use as a Real-Time Clock 130 Timer2 133 Associated Registers 134 Interrupt 134 Operation 133 Output 134 Operation 133 Output 134 Operation 133 Output 134 PR2 Register 144, 149 Timer3 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 135 137 Operation 136 135 Special Event Trigger (CCP) 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 Overflow Interrupt 135 Timming Diagrams A/D Conversion 361 A/D Conversion <	Associated Registers	131
Oscillator 127, 129 Layout Considerations 130 Overflow Interrupt 127 Resetting, Using the CCP Special Event Trigger Special Event Trigger 130 TMR1H Register 127 TMR1L Register 127 Use as a Real-Time Clock 130 Timer2 133 Associated Registers 134 Interrupt 134 Operation 133 Output 144 Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Operation 136 Oscillator 135 16-Bit Read/Write Mode 137 Operation 136 Oscillator 135 Torrupt 137 Operation 136 Oscillator 135 Torrupt 137 Therupt 137 TMR3L Register 135 Timing Diagrams A/D Conversion	Interrupt	130
Layout Considerations 130 Overflow Interrupt 127 Resetting, Using the CCP Special Event Trigger 130 TMR1H Register 127 TMR1L Register 127 Use as a Real-Time Clock 130 Associated Registers 134 Interrupt 133 Associated Registers 134 Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 TImer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Operation 135 16-Bit Read/Write Mode 137 Associated Registers 137 Operation 135 TMR3H Register 135 TMR3L R	Operation	128
Overflow Interrupt 127 Resetting, Using the CCP 30 TMR1H Register 127 TMR1L Register 127 TMR1L Register 127 TMR1L Register 127 TMR1L Register 127 Use as a Real-Time Clock 130 Associated Registers 134 Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 TIme3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 137 Operation 135 Special Event Trigger (CCP) 137 TMR3H Register 135 TMR3H Register 136 <t< td=""><td></td><td></td></t<>		
Resetting, Using the CCP Special Event Trigger 130 TMR1H Register 127 TMR1L Register 127 Use as a Real-Time Clock 130 Timer2 133 Associated Registers 134 Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 Timer3 144, 149 Timer3 144, 149 Timer3 145 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 135 16-Bit Read/Write Mode 137 Associated Registers 137 Operation 136 Oscillator 135 Special Event Trigger (CCP) 137 TMR3H Register 135 TMR3L Register	Layout Considerations	
Special Event Trigger 130 TMR1H Register 127 TMR1L Register 127 TMR1L Register 127 TMR1L Register 127 Use as a Real-Time Clock 130 Timer2 133 Associated Registers 134 Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 TImer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Operation 136 Oscillator 135, 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3H Register 135 Timing Diagrams A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 192 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence<		127
TMR1H Register 127 TMR1L Register 127 TMR1L Register 127 Use as a Real-Time Clock 130 Timer2 133 Associated Registers 134 Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 TImer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Operation 136 Oscillator 135 Special Event Trigger (CCP) 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3L Register 135 Timing Diagrams A/D Conversion A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Transmission 216 Asynchronous Transmission 216 Auto-Wake-up Bit (WUE) During 192 Baud Rate Generator with Clock Arbitration 192 Baud Rate Generator with Clock Arbitration 192 Brown-out Reset (BOR) 347	Resetting, Using the CCP	
TMR1L Register 127 Use as a Real-Time Clock 130 Timer2 133 Associated Registers 134 Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 Timer3 144, 149 Timer3 144, 149 Timer3 16-Bit Read/Write Mode 137 Associated Registers 137 Associated Registers 137 Operation 138 Oscillator 139 Special Event Trigger (CCP) 1317 TMR3H Register TMR3L Register 135 Timing Diagrams A/D Conversion A/D Conversion 216 Asynchronous Reception 216 Asynchronous Reception 218 Asynchronous Reception 216 Auto-Wake-up Bit (WUE) During 192 Normal Operation 192 Bad Rate Generator with Clock Arbitration 192 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start Condition (Case 1)	Special Event Trigger	
Use as a Real-Time Clock 130 Timer2 133 Associated Registers 134 Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 TImer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 135 16-Bit Read/Write Mode 137 Associated Registers 137 Operation 136 Oscillator 135 TIMR3H Register 135 TMR3L Register 135 TIMR3L Register 135 Timing Diagrams A/D Conversion AVD Conversion 216 Asynchronous Transmission 216 Asynchronous Reception 218 Asynchronous Transmission 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During		
Timer2 133 Associated Registers 134 Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 TIMR2 to PR2 Match Interrupt 144, 149 Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 137 Operation 136 Oscillator 135 Special Event Trigger (CCP) 137 TMR3H Register 135 Timing Diagrams A/D Conversion A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 199 Normal Operation 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 214 BRG Reset Due to SDA Arbitration During 347 Bus Collision During a Repeated Start Condition (Case 1) 202 </td <td>TMR1L Register</td> <td> 127</td>	TMR1L Register	127
Associated Registers 134 Interrupt 133 Output 133 Output 134 PR2 Register 144, 149 TIMR2 to PR2 Match Interrupt 144, 149 Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Associated Registers 137 Operation 136 Oscillator 135 TMR3H Register 135 TMR3L Register 135 Timing Diagrams 361 Acknowledge Sequence 198 Asynchronous Reception 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 192 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 347 Bus Collision During a Repeated Start Condition (Case 1) 202 Bus Collision During a Start Condition (Case 2) 203 Bus Collision During a Start Condition (Case 2) 203 Bus Collision During a Start C	Use as a Real-Time Clock	130
Interrupt 134 Operation 133 Output 134 PR2 Register 144, 149 TIMR2 to PR2 Match Interrupt 144, 149 Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 135 Operation 136 Oscillator 135, 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3L Register 135 TIMR3L Register 135 Timing Diagrams A/D Conversion A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 192 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 214 BRG Reset Due to SDA Arbitration During 347 Bus Collision During a Repeated Start Con		
Operation 133 Output 134 PR2 Register 144, 149 TIMR2 to PR2 Match Interrupt 144, 149 Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 137 Operation 136 Oscillator 135, 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3H Register 135 Timing Diagrams A/D Conversion A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 216 Asynchronous Transmission 216 Auto-Wake-up Bit (WUE) During 219 Normal Operation 219 Auto-Wake-up Bit (WUE) During Sleep 219 Back Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 214 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 200		
Output 134 PR2 Register 144, 149 TIMR2 to PR2 Match Interrupt 144, 149 Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 137 Operation 136 Oscillator 135, 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3L Register 135 Timing Diagrams A/D Conversion A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 216 Asynchronous Transmission 216 Asynchronous Transmission 216 Auto-Wake-up Bit (WUE) During 192 Baud Rate Calculation 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 202 Bus Collision During a Repeated Start 2001 Bus Collision During		
PR2 Register 144, 149 TIMR2 to PR2 Match Interrupt 144, 149 Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 137 Operation 136 Oscillator 135, 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3H Register 135 Timing Diagrams A/D Conversion A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 192 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 347 Bus Collision During a Repeated Start Condition (Case 1) Condition (Case 1) 202 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 204 C		
TMR2 to PR2 Match Interrupt 144, 149 Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Associated Registers 137 Operation 136 Oscillator 137 Operation 136 Oscillator 135 Special Event Trigger (CCP) 137 TMR3H Register 135 TMR3L Register 135 Timing Diagrams A/D Conversion A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 216 Asynchronous Transmission 216 Asynchronous Transmission 216 Auto-Wake-up Bit (WUE) During 214 Auto-Wake-up Bit (WUE) During 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 214 BRG Reset Due to SDA Arbitration During 347 Bus Collision During a Repeated Start Condition (Case 1) 202 Bus Collision During a Stop 201 203		
Timer3 135 16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 137 Operation 136 Oscillator 135 Special Event Trigger (CCP) 137 TMR3H Register 135 Timing Diagrams 361 A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 216 Asynchronous Transmission 216 Asynchronous Transmission 216 Asynchronous Transmission 216 Auto-Wake-up Bit (WUE) During 219 Normal Operation 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 201 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 203 Bus Collision During a Start 201 Bus Collision During a Start 203 Bus Collision During a Start 203 Bus Collision During a Start 203 Bus Collision D		
16-Bit Read/Write Mode 137 Associated Registers 137 Interrupt 137 Operation 136 Oscillator 135, 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3H Register 135 TMR3L Register 135 TMR3L Register 135 Timing Diagrams 361 Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 192 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 214 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 203 Bus Collision During a Stop 203 Bu		
Associated Registers 137 Interrupt 137 Operation 136 Oscillator 135 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3H Register 135 Timing Diagrams 135 A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start Condition (Case 1) 202 Bus Collision During a Start 203 203 Bus Collision During a Stop 203 340 Bus Collision During a Stop 203 349 Condition (Case 1) 203 203 Bus Collision During a Stop 203		
Interrupt 137 Operation 136 Oscillator 135 Special Event Trigger (CCP) 137 TMR3H Register 135 Timing Diagrams 135 A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Normal Operation 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During Start Condition Start Condition 201 Bus Collision During a Repeated Start Condition (Case 1) Condition (Case 2) 202 Bus Collision During a Start Condition (Case 1) Condition (Case 1) 203 Bus Collision During a Start Condition (Case 2) Condition (Case 1) 203 Bus Collision During a Start Condition (Case 2) Condition (SDA Only) <td< td=""><td></td><td></td></td<>		
Operation 136 Oscillator 135, 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3H Register 135 TMR3L Register 135 Timing Diagrams 361 Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Normal Operation 219 Auto-Wake-up Bit (WUE) During Sleep 211 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During Start Condition Start Condition 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Start 203		
Oscillator 135, 137 Overflow Interrupt 135 Special Event Trigger (CCP) 137 TMR3H Register 135 Timing Diagrams A/D Conversion A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Stapt 202 Bus Collision During a Stapt 203 Bus Collision During Stapt 203 Bus Collision During Stapt 203		
Overflow Interrupt135Special Event Trigger (CCP)137TMR3H Register135Timing Diagrams135A/D Conversion361Acknowledge Sequence198Asynchronous Reception218Asynchronous Transmission216Automatic Baud Rate Calculation214Auto-Wake-up Bit (WUE) During219Auto-Wake-up Bit (WUE) During Sleep219Baud Rate Generator with Clock Arbitration192BRG Overflow Sequence214BRG Reset Due to SDA Arbitration During Start Condition201Brown-out Reset (BOR)347Bus Collision During a Repeated Start Condition (Case 1)202Bus Collision During a Start Condition (Case 2)203Bus Collision During a Start Condition (Case 1)203Bus Collision During a Stop Condition (Case 1)203Bus Collision During a Stop Condition (Case 2)203Bus Collision During a Stop Condition (Case 2)203Bus Collision During Start Condition (Case 2)203Bus Collision for Transmit and Acknowledge199Capture/Compare/PWM (All CCP Modules)349CLKO and I/O346Clock Synchronization185		
Special Event Trigger (CCP) 137 TMR3H Register 135 TIMR3L Register 135 Timing Diagrams A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Normal Operation 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During Start Condition Start Condition 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start Condition (Case 1) Condition (Case 2) 202 Bus Collision During a Start 203 Bus Collision During Start 203 Bus Collision During Start 203		
TMR3H Register135TIMR3L Register135Timing DiagramsA/D Conversion361Acknowledge Sequence198Asynchronous Reception218Asynchronous Transmission216Asynchronous Transmission216Automatic Baud Rate Calculation214Auto-Wake-up Bit (WUE) During219Normal Operation219Baud Rate Generator with Clock Arbitration192BRG Overflow Sequence214BRG Reset Due to SDA Arbitration During214Brus Collision During a Repeated Start202Bus Collision During a Repeated Start202Bus Collision During a Start202Bus Collision During a Start203Bus Collision During a Stap203Bus Collision During Start203Bus Collision During Start203Bus Collision During Start203Bus Collision During Start203Bus Collision for Transmit and Acknowledge199Capture/Compare/PWM (All CCP Modules)349CLKO and I/O346Clock Synchronization185		
TMR3L Register135Timing DiagramsA/D Conversion361Acknowledge Sequence198Asynchronous Reception218Asynchronous Transmission216Asynchronous Transmission216Automatic Baud Rate Calculation214Auto-Wake-up Bit (WUE) During219Normal Operation219Auto-Wake-up Bit (WUE) During Sleep219Baud Rate Generator with Clock Arbitration192BRG Overflow Sequence214BRG Reset Due to SDA Arbitration During Start Condition201Brown-out Reset (BOR)347Bus Collision During a Repeated Start Condition (Case 1)202Bus Collision During a Start Condition (Case 2)202Bus Collision During a Start Condition (Case 1)203Bus Collision During a Start Condition (Case 1)203Bus Collision During a Start Condition (Case 1)203Bus Collision During a Start Condition (Case 2)203Bus Collision During a Start Condition (Case 2)203Bus Collision During a Start Condition (SDA Only)200Bus Collision for Transmit and Acknowledge199Capture/Compare/PWM (All CCP Modules)349CLKO and I/O346Clock Synchronization185		
Timing Diagrams A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Asynchronous Transmission 216 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Start 201 Bus Collision During a Start 202 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346		
A/D Conversion 361 Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Asynchronous Transmission 216 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Start 201 Bus Collision During a Start 202 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346	-	
Acknowledge Sequence 198 Asynchronous Reception 218 Asynchronous Transmission 216 Asynchronous Transmission 216 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 214 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Start 202 Bus Collision During a Start 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346		004
Asynchronous Reception 218 Asynchronous Transmission 216 Asynchronous Transmission 216 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 211 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Start 202 Bus Collision During a Start 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346		
Asynchronous Transmission 216 Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Start 202 Bus Collision During a Start 201 Bus Collision During a Start 202 Bus Collision During a Start 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346		
Asynchronous Transmission 216 Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 317 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Start 202 Bus Collision During a Start 201 Bus Collision During a Start 202 Bus Collision During a Start 203 Bus Collision During a Stop 203 Bus Collision During Start 203 Bus Collision During Start 203 Bus Collision During Start 204 Condition (Case 2) 203 Bus Collision During Start 204 Condition (Case 2) 203 Bus Collision During Start 204 Condition (Case 2) 203 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O		
(Back-to-Back)216Automatic Baud Rate Calculation214Auto-Wake-up Bit (WUE) During219Auto-Wake-up Bit (WUE) During Sleep219Baud Rate Generator with Clock Arbitration192BRG Overflow Sequence214BRG Reset Due to SDA Arbitration During Start Condition201Brown-out Reset (BOR)347Bus Collision During a Repeated Start Condition (Case 1)202Bus Collision During a Repeated Start Condition (Case 2)202Bus Collision During a Start Condition (SCL = 0)201Bus Collision During a Stop Condition (Case 2)203Bus Collision During a Stop Condition (Case 2)203Bus Collision During that Condition (Case 2)203Bus Collision During a Stop Condition (Case 2)203Bus Collision During that Condition (Case 2)203Bus Collision During that Condition (Case 2)203Bus Collision During that Condition (SDA Only)200Bus Collision for Transmit and Acknowledge199Capture/Compare/PWM (All CCP Modules)349CLKO and I/O346Clock Synchronization185		
Automatic Baud Rate Calculation 214 Auto-Wake-up Bit (WUE) During 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During Start Condition Start Condition 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Start 202 Bus Collision During a Start 201 Bus Collision During a Start 201 Bus Collision During a Start 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During ta Stop 203 Bus Collision During ta Stop 203 Bus Collision During ta Stop 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346		216
Auto-Wake-up Bit (WUE) During 219 Normal Operation 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Start 202 Bus Collision During a Start 201 Bus Collision During a Start 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185		
Normal Operation 219 Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 214 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Start 202 Bus Collision During a Start 201 Bus Collision During a Start 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During tastrt 200 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185		
Auto-Wake-up Bit (WUE) During Sleep 219 Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 214 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Start 202 Bus Collision During a Start 201 Bus Collision During a Start 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185		210
Baud Rate Generator with Clock Arbitration 192 BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Start 201 Bus Collision During a Start 201 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During ta Stop 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185	Auto-Wake-up Bit (WHE) During Sleep	
BRG Overflow Sequence 214 BRG Reset Due to SDA Arbitration During 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 201 Bus Collision During a Start 201 Bus Collision During a Stop 201 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During ta Stop 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185		
BRG Reset Due to SDA Arbitration During 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Start 201 Bus Collision During a Stop 201 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During ta Stop 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185		
Start Condition 201 Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Start 201 Bus Collision During a Start 201 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185		
Brown-out Reset (BOR) 347 Bus Collision During a Repeated Start 202 Bus Collision During a Start 201 Bus Collision During a Stop 201 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346		•
Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Repeated Start 202 Bus Collision During a Start 202 Bus Collision During a Start 201 Bus Collision During a Stop 201 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346		
Condition (Case 1)202Bus Collision During a Repeated Start202Bus Collision During a Start202Bus Collision During a Start201Bus Collision During a Stop201Bus Collision During a Stop203Bus Collision During a Stop203Bus Collision During a Stop203Bus Collision During a Stop203Bus Collision During Start203Bus Collision During Start200Bus Collision for Transmit and Acknowledge199Capture/Compare/PWM (All CCP Modules)349CLKO and I/O346Clock Synchronization185	Bus Collision During a Repeated Start	
Bus Collision During a Repeated Start 202 Condition (Case 2) 202 Bus Collision During a Start 201 Condition (SCL = 0) 201 Bus Collision During a Stop 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185		
Condition (Case 2)202Bus Collision During a Start201Condition (SCL = 0)201Bus Collision During a Stop203Condition (Case 1)203Bus Collision During a Stop203Condition (Case 2)203Bus Collision During Start200Condition (SDA Only)200Bus Collision for Transmit and Acknowledge199Capture/Compare/PWM (All CCP Modules)349CLKO and I/O346Clock Synchronization185		
Bus Collision During a Start 201 Condition (SCL = 0) 201 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During a Stop 203 Bus Collision During Start 203 Bus Collision During Start 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185	Condition (Case 2)	
Bus Collision During a Stop 203 Condition (Case 1) 203 Bus Collision During a Stop 203 Condition (Case 2) 203 Bus Collision During Start 200 Condition (SDA Only) 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185		
Condition (Case 1) 203 Bus Collision During a Stop 203 Condition (Case 2) 203 Bus Collision During Start 200 Condition (SDA Only) 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185	Condition (SCL = 0)	201
Bus Collision During a Stop 203 Condition (Case 2) 203 Bus Collision During Start 200 Condition (SDA Only) 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185	Bus Collision During a Stop	
Bus Collision During a Stop 203 Condition (Case 2) 203 Bus Collision During Start 200 Condition (SDA Only) 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185		203
Bus Collision During Start 200 Condition (SDA Only) 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185	Bus Collision During a Stop	
Bus Collision During Start 200 Condition (SDA Only) 200 Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185	Condition (Case 2)	203
Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185	Bus Collision During Start	
Bus Collision for Transmit and Acknowledge 199 Capture/Compare/PWM (All CCP Modules) 349 CLKO and I/O 346 Clock Synchronization 185	Condition (SDA Only)	
CLKO and I/O	Bus Collision for Transmit and Acknowl	edge 199
Clock Synchronization185		
•		
Clock/Instruction Cycle 57	-	
	Clock/Instruction Cycle	57

EUSART Synchronous Receive
(Master/Slave)
EUSART Synchronous Transmission
(Master/Slave)
Example SPI Master Mode (CKE = 0)
Example SPI Master Mode (CKE = 1)
Example SPI Slave Mode (CKE = 0)
Example SPI Slave Mode (CKE = 1)
External Clock (All Modes Except PLL)
Fail-Safe Clock Monitor (FSCM)
First Start Bit Timing
Full-Bridge PWM Output
Half-Bridge PWM Output
High/Low-Voltage Detect Characteristics
High-Voltage Detect Operation
(VDIRMAG = 1)
l ² C Bus Data
I ² C Bus Start/Stop Bits
I ² C Master Mode (7 or 10-Bit Transmission)
I ² C Master Mode (7-Bit Reception)
I^2C Slave Mode (10-Bit Reception, SEN = 0)
$I^{2}C$ Slave Mode (10-Bit Reception, SEN = 0,
ADMSK = 01001)
I^2C Slave Mode (10-Bit Reception, SEN = 1)
I^2C Slave Mode (10-Bit Transmission)
I^2C Slave Mode (7-bit Reception, SEN = 0)
I^2C Slave Mode (7-bit Reception, SEN = 0, I^2C Slave Mode (7-bit Reception, SEN = 0,
ADMSK = 01011)
I^2C Slave Mode (7-Bit Reception, SEN = 1)
I^2C Slave Mode (7-Bit Transmission)
I ² C Slave Mode General Call Address
Sequence (7 or 10-Bit Address Mode)
I ² C Stop Condition Receive or Transmit Mode 198
I ² C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation
I ² C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)
I ² C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)
I ² C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)
$\label{eq:loss} \begin{array}{l} I^2C \mbox{ Stop Condition Receive or Transmit Mode } \dots 198 \\ \mbox{Low-Voltage Detect Operation} \\ (VDIRMAG = 0) \dots 249 \\ \mbox{Master SSP I}^2C \mbox{ Bus Data } 357 \\ \mbox{Master SSP I}^2C \mbox{ Bus Start/Stop Bits } 357 \\ \mbox{Parallel Slave Port (PIC18F4423/4523) } 350 \\ \end{array}$
$\label{eq:stop} \begin{split} & I^2C \mbox{ Stop Condition Receive or Transmit Mode } \dots 198 \\ & Low-Voltage Detect Operation \\ & (VDIRMAG = 0) \dots 249 \\ & Master SSP I^2C \mbox{ Bus Data } \dots 357 \\ & Master SSP I^2C \mbox{ Bus Start/Stop Bits } \dots 357 \\ & Parallel Slave Port (PIC18F4423/4523) \dots 350 \\ & Parallel Slave Port (PSP) Read \dots 121 \end{split}$
$\label{eq:stop} \begin{split} & I^2C \mbox{ Stop Condition Receive or Transmit Mode } \dots 198 \\ & Low-Voltage Detect Operation \\ & (VDIRMAG = 0) \dots 249 \\ & Master SSP I^2C \mbox{ Bus Data } 357 \\ & Master SSP I^2C \mbox{ Bus Start/Stop Bits } 357 \\ & Parallel Slave Port (PIC18F4423/4523) 350 \\ & Parallel Slave Port (PSP) Read 121 \\ & Parallel Slave Port (PSP) Write 121 \end{split}$
$\label{eq:stop} \begin{split} & I^2C \mbox{ Stop Condition Receive or Transmit Mode } \dots 198 \\ & Low-Voltage Detect Operation \\ & (VDIRMAG = 0) \dots 249 \\ & Master SSP I^2C \mbox{ Bus Data } \dots 357 \\ & Master SSP I^2C \mbox{ Bus Start/Stop Bits } \dots 357 \\ & Master SSP I^2C \mbox{ Bus Start/Stop Bits } \dots 357 \\ & Parallel Slave Port (PIC18F4423/4523) \dots 350 \\ & Parallel Slave Port (PSP) Read \dots 121 \\ & Parallel Slave Port (PSP) Write \dots 121 \\ & PWM Auto-Shutdown (PRSEN = 0, 0) \end{split}$
$\label{eq:stop} \begin{split} & I^2C \mbox{ Stop Condition Receive or Transmit Mode } \dots 198 \\ & Low-Voltage Detect Operation \\ & (VDIRMAG = 0) \dots 249 \\ & Master SSP I^2C \mbox{ Bus Data } \dots 357 \\ & Master SSP I^2C \mbox{ Bus Start/Stop Bits } \dots 357 \\ & Parallel Slave Port (PIC18F4423/4523) \dots 350 \\ & Parallel Slave Port (PSP) Read \dots 121 \\ & Parallel Slave Port (PSP) Write \dots 121 \\ & PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled) \dots 158 \end{split}$
$I^2C \text{ Stop Condition Receive or Transmit Mode 198}$ Low-Voltage Detect Operation (VDIRMAG = 0)
$\begin{split} & ^2 C \text{ Stop Condition Receive or Transmit Mode } \dots 198 \\ & \text{Low-Voltage Detect Operation} \\ & (VDIRMAG = 0) \dots 249 \\ & \text{Master SSP } ^2 C \text{ Bus Data} \dots 357 \\ & \text{Master SSP } ^2 C \text{ Bus Start/Stop Bits} \dots 357 \\ & \text{Parallel Slave Port (PIC18F4423/4523)} \dots 350 \\ & \text{Parallel Slave Port (PSP) Read} \dots 121 \\ & \text{Parallel Slave Port (PSP) Write} \dots 121 \\ & \text{PWM Auto-Shutdown (PRSEN = 0,} \\ & \text{Auto-Restart Disabled}) \dots 158 \\ & \text{PWM Auto-Shutdown (PRSEN = 1,} \\ & \text{Auto-Restart Enabled}) \dots 158 \\ \end{split}$
$\label{eq:stop} \begin{array}{l} I^2 C \mbox{ Stop Condition Receive or Transmit Mode } 198 \\ \mbox{Low-Voltage Detect Operation} \\ (VDIRMAG = 0)249 \\ \mbox{Master SSP } I^2 C \mbox{Bus Data } 357 \\ \mbox{Master SSP } I^2 C \mbox{Bus Start/Stop Bits }357 \\ \mbox{Parallel Slave Port (PIC18F4423/4523) } 350 \\ \mbox{Parallel Slave Port (PSP) Read } 121 \\ \mbox{Parallel Slave Port (PSP) Write } 121 \\ \mbox{Parallel Slave Port (PSP) Write } 121 \\ \mbox{PWM Auto-Shutdown (PRSEN = 0, \\ \mbox{Auto-Restart Disabled}) 158 \\ \mbox{PWM Auto-Shutdown (PRSEN = 1, \\ \mbox{Auto-Restart Enabled}) 158 \\ \mbox{PWM Direction Change } 155 \\ \end{array}$
$I^2C \text{ Stop Condition Receive or Transmit Mode } 198$ $Low-Voltage Detect Operation$ $(VDIRMAG = 0)249$ Master SSP I ² C Bus Data357 Master SSP I ² C Bus Start/Stop Bits357 Parallel Slave Port (PIC18F4423/4523)350 Parallel Slave Port (PSP) Read121 Parallel Slave Port (PSP) Write121 PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)158 PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)158 PWM Direction Change
$I^2C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)$
I²C Stop Condition Receive or Transmit Mode198Low-Voltage Detect Operation (VDIRMAG = 0)249Master SSP I²C Bus Data357Master SSP I²C Bus Start/Stop Bits357Parallel Slave Port (PIC18F4423/4523)350Parallel Slave Port (PSP) Read121Parallel Slave Port (PSP) Write121PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)158PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)158PWM Direction Change155PWM Direction Change at Near 100% Duty Cycle155PWM Output144
I²C Stop Condition Receive or Transmit Mode198Low-Voltage Detect Operation (VDIRMAG = 0)249Master SSP I²C Bus Data357Master SSP I²C Bus Start/Stop Bits357Parallel Slave Port (PIC18F4423/4523)350Parallel Slave Port (PSP) Read121Parallel Slave Port (PSP) Write121PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)158PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)158PWM Direction Change155PWM Direction Change at Near 100% Duty Cycle155PWM Output144Repeat Start Condition194
I²C Stop Condition Receive or Transmit Mode198Low-Voltage Detect Operation (VDIRMAG = 0)249Master SSP I²C Bus Data357Master SSP I²C Bus Start/Stop Bits357Parallel Slave Port (PIC18F4423/4523)350Parallel Slave Port (PSP) Read121Parallel Slave Port (PSP) Write121PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)158PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)158PWM Direction Change155PWM Direction Change at Near 100% Duty Cycle155PWM Output144Repeat Start Condition194Reset, Watchdog Timer (WDT), Oscillator
I²C Stop Condition Receive or Transmit Mode198Low-Voltage Detect Operation (VDIRMAG = 0)249Master SSP I²C Bus Data357Master SSP I²C Bus Start/Stop Bits357Parallel Slave Port (PIC18F4423/4523)350Parallel Slave Port (PSP) Read121Parallel Slave Port (PSP) Write121PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)158PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)158PWM Direction Change155PWM Direction Change at Near 100% Duty Cycle155PWM Output144Repeat Start Condition194Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up198
I²C Stop Condition Receive or Transmit Mode198Low-Voltage Detect Operation (VDIRMAG = 0)249Master SSP I²C Bus Data357Master SSP I²C Bus Start/Stop Bits357Parallel Slave Port (PIC18F4423/4523)350Parallel Slave Port (PSP) Read121Parallel Slave Port (PSP) Write121PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)158PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)158PWM Direction Change155PWM Direction Change at Near 100% Duty Cycle155PWM Output144Repeat Start Condition194Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)347
I²C Stop Condition Receive or Transmit Mode198Low-Voltage Detect Operation (VDIRMAG = 0)249Master SSP I²C Bus Data357Master SSP I²C Bus Start/Stop Bits357Parallel Slave Port (PIC18F4423/4523)350Parallel Slave Port (PSP) Read121Parallel Slave Port (PSP) Write121PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)158PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)158PWM Direction Change155PWM Direction Change at Near 100% Duty Cycle155PWM Output144Repeat Start Condition194Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)347Send Break Character Sequence220
$I^2C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)$
$I^2C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)$
$I^2C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)$
$I^2C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)$
$I^2C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)$
I ² C Stop Condition Receive or Transmit Mode198Low-Voltage Detect Operation(VDIRMAG = 0)(VDIRMAG = 0)249Master SSP I ² C Bus Data357Master SSP I ² C Bus Start/Stop Bits357Parallel Slave Port (PIC18F4423/4523)350Parallel Slave Port (PSP) Read121Parallel Slave Port (PSP) Write121PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)158PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)158PWM Direction Change155PWM Direction Change at Near 100% Duty Cycle155PWM Output144Repeat Start Condition194Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (PWRT)347Send Break Character Sequence220Slave Synchronization167Slow VDD Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)47SPI Mode (Master Mode)166SPI Mode (Slave Mode, CKE = 0)168SPI Mode (Slave Mode, CKE = 1)168
$I^2 C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)$
$I^2 C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)$
I ² C Stop Condition Receive or Transmit Mode198Low-Voltage Detect Operation(VDIRMAG = 0)(VDIRMAG = 0)249Master SSP I ² C Bus Data357Master SSP I ² C Bus Start/Stop Bits357Parallel Slave Port (PIC18F4423/4523)350Parallel Slave Port (PSP) Read121Parallel Slave Port (PSP) Read121PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)158PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)158PWM Direction Change155PWM Direction Change at Near 100% Duty Cycle155PWM Output144Repeat Start Condition194Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)347Send Break Character Sequence220Slave Synchronization167Slow VDD Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)47SPI Mode (Slave Mode, CKE = 0)168SPI Mode (Slave Mode, CKE = 1)168Synchronous Reception (Master Mode, SREN)223Synchronous Transmission221
$I^2 C Stop Condition Receive or Transmit Mode 198 Low-Voltage Detect Operation (VDIRMAG = 0)$

Time-out Sequence on POR w/PLL Enabled
(MCLR Tied to VDD)
Time-out Sequence on Power-up
(MCLR Rises After Tost Completes)
Time-out Sequence on Power-up
(MCLR Rises Before Tost Completes)
Time-out Sequence on Power-up
(MCLR Tied to VDD, VDD Rise < TPWRT)
Timer0 and Timer1 External Clock
Transition for Entry to Idle Mode
Transition for Entry to SEC_RUN Mode
Transition for Entry to Sleep Mode
Transition for Two-Speed Start-up
(INTOSC to HSPLL)
Run Mode
Transition for Wake from Sleep (HSPLL)
Transition from RC_RUN Mode to
PRI_RUN Mode
Transition from SEC_RUN Mode to
PRI_RUN Mode (HSPLL)
Transition to RC_RUN Mode 36
Timing Diagrams and Specifications
A/D Conversion Requirements
Capture/Compare/PWM Requirements
CLKO and I/O Requirements
EUSART Synchronous Receive
Requirements
EUSART Synchronous Transmission
Requirements
Example SPI Mode Requirements
(Master Mode, CKE = 0)
Example SPI Mode Requirements
(Master Mode, CKE = 1)
Example SPI Mode Requirements
(Slave Mode, CKE = 0)
Example SPI Mode Requirements
(Slave Mode, CKE = 1)
External Clock Requirements
I ² C Bus Data Requirements
(Slave Mode)
I ² C Bus Start/Stop Bits Requirements
(Slave Mode)
Master SSP I ² C Bus Data
Requirements
Master SSP I ² C Bus Start/Stop Bits
Requirements
Parallel Slave Port Requirements
(PIC18F4423/4523)
PLL Clock
Reset, Watchdog Timer, Oscillator Start-up
Timer, Power-up Timer and Brown-out
Reset Requirements 347
Timer0 and Timer1 External
Clock Requirements
Top-of-Stack Access 54
TRISE Register
PSPMODE Bit 114
TSTFSZ
Two-Speed Start-up
Two-Word Instructions
Example Cases
TXSTA Register
BRGH Bit

PIC18F2423/2523/4423/4523

۷

Voltage Reference Specifications	
W	

Watchdog Timer (WDT)	
Associated Registers	
Control Register	
During Oscillator Failure	
Programming Considerations	
WCOL	
WCOL Status Flag	
WWW Address	
WWW, On-Line Support	6

Χ

XORLW	. 311
XORWF	. 312

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

In addition, there is a Development Systems Information Line which lists the latest versions of Microchip's development systems software products. This line also provides information on how customers can receive currently available upgrade kits.

The Development Systems Information Line numbers are:

1-800-755-2345 – United States and most of Canada

1-480-792-7302 – Other International Locations

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
From	rom: Name		
	Company		
	Address		
	Telephone: ()	FAX: ()	
Appli	ication (optional):		
Wou	ld you like a reply?YN		
Devi	ce: PIC18LF2423/2523/4423/4523	Literature Number: DS39755B	
Ques	stions:		
1. \	What are the best features of this doc	sument?	
_			
2. H	How does this document meet your h	ardware and software development needs?	
_			
_			
3. E	3. Do you find the organization of this document easy to follow? If not, why?		
_			
4. N	What additions to the document do yo	bu think would enhance the structure and subject?	
_			
5. \	What deletions from the document co	uld be made without affecting the overall usefulness?	
0. 1		and be made without allecting the overall diserdiness:	
6. I	s there any incorrect or misleading in	formation (what and where)?	
_			
_			
7. H	How would you improve this documer	nt?	
_			
_			

PIC18F2423/2523/4423/4523 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X <u>/XX XXX</u> Temperature Package Pattern Range	 Examples: a) PIC18F4523-I/P 301 = Industrial temp., PDIP package, Normal VDD limits, QTP pattern #301. b) PIC18F2423-I/SO = Industrial temp., SOIC package, Normal VDD limits.
Device	PIC18F2423/2523 ⁽¹⁾ , PIC18F4423/4523 ⁽¹⁾ , PIC18F2423/2523T ⁽²⁾ , PIC18F4423/4523T ⁽²⁾ ; VoD range 4.2V to 5.5V PIC18LF2423/2523 ⁽¹⁾ , PIC18LF4423/4523 ⁽¹⁾ , PIC18LF2423/2523T ⁽²⁾ , PIC18LF4423/4523T ⁽²⁾ ; VDD range 2.0V to 5.5V	 c) PIC18F4423-I/P = Industrial temp., PDIP package, Normal VDD limits.
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial)	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN	Note 1: LF = Low-Voltage Range 2: T = In tape and reel (TQFP packages only)
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820