



1. General description

The PCF2119x is a low power CMOS¹ LCD controller and driver, designed to drive a dot matrix LCD display of 2-lines by 16 characters or 1-line by 32 characters with 5×8 dot format. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD bias voltages, resulting in a minimum of external components and lower system current consumption. The PCF2119x interfaces to most microcontrollers via a 4-bit or 8-bit bus or via the 2-wire l²C-bus. The chip contains a character generator and displays alphanumeric and kana (Japanese) characters.

The letter 'x' in PCF2119x characterizes the built-in character set. Various character sets can be manufactured on request. In addition 16 user defined symbols (5×8 dot format) are available.

2. Features

- Single-chip LCD controller and driver
- 2-line display of up to 16 characters plus 160 icons or 1-line display of up to 32 characters plus 160 icons
- 5 × 7 character format plus cursor; 5 × 8 for kana (Japanese) and user defined symbols
- Reduced current consumption while displaying icons only
- Icon blink function
- On-chip:
 - Configurable 4, 3 or 2 times voltage multiplier generating LCD supply voltage, independent of V_{DD}, programmable by instruction (external supply also possible)
 - Temperature compensation of on-chip generated V_{LCDOUT}: -0.16 %/K to -0.24 %/K (programmable by instruction)
 - Generation of intermediate LCD bias voltages
 - Oscillator requires no external components (external clock also possible)
- Display Data RAM (DDRAM): 80 characters
- Character Generator ROM (CGROM): 240 characters (5 × 8)
- Character Generator RAM (CGRAM): 16 characters (5 × 8); 4 characters used to drive 160 icons, 8 characters used if icon blink feature is used in application
- 4-bit or 8-bit parallel bus and 2-wire I²C-bus interface
- CMOS compatible
- 18 row and 80 column outputs
- Multiplex rates 1:18 (2-line display or 1-line display), 1:9 (for 1-line display of up to 16 characters and 80 icons) and 1:2 (for icon only mode)
- 1. The definition of the abbreviations and acronyms used in this data sheet can be found in <u>Section 20</u>.



- Uses common 11 code instruction set (extended)
- Logic supply voltage: V_{DD1} V_{SS1} = 1.5 V to 5.5 V (chip may be driven with two battery cells)
- LCD supply voltage: V_{LCDOUT} V_{SS2} = 2.2 V to 6.5 V
- V_{LCD} generator supply voltage: V_{DD2} V_{SS2} = 2.2 V to 4 V and V_{DD3} V_{SS2} = 2.2 V to 4 V
- Direct mode to save current consumption for icon mode and multiplex drive mode 1:9 (depending on V_{DD2} value and LCD liquid properties)
- Very low current consumption (20 μA to 200 μA):
 - Icon mode: < 25 μA</p>
 - Power-down mode: < 2 μA
- Icon mode is used to save current. When only icons are displayed, a much lower LCD operating voltage can be used and the switching frequency of the LCD outputs is reduced; in most applications it is possible to use V_{DD} as LCD supply voltage

3. Applications

- Telecom equipment
- Portable instruments
- Point-of-sale terminals

4. Ordering information

Table 1. Ordering information

| Type number | Package | | |
|-----------------|----------|--|----------|
| | Name | Description | Version |
| PCF2119AU/2DA/2 | PCF2119x | bare die: 168 bumps; 7.59 \times 1.71 \times 0.38 mm | PCF2119x |
| PCF2119DU/2/2 | PCF2119x | bare die: 168 bumps; 7.59 \times 1.71 \times 0.38 mm | PCF2119x |
| PCF2119FU/2/F2 | PCF2119x | bare die: 168 bumps; 7.59 \times 1.71 \times 0.38 mm | PCF2119x |
| PCF2119RU/2/F2 | PCF2119x | bare die: 168 bumps; 7.59 \times 1.71 \times 0.38 mm | PCF2119x |
| PCF2119SU/2/F2 | PCF2119x | bare die: 168 bumps; 7.59 \times 1.71 \times 0.38 mm | PCF2119x |
| PCF2119VU/2/F2 | PCF2119x | bare die: 168 bumps; 7.59 \times 1.71 \times 0.38 mm | PCF2119x |

5. Marking

| Table 2. Marking codes | |
|--------------------------------|--------------|
| Type number | Marking code |
| PCF2119AU/2DA/2 | PC2119-2 |
| PCF2119DU/2/2 | PC2119-2 |
| PCF2119FU/2/F2 | PC2119-2 |
| PCF2119RU/2/F2 | PC2119-2 |
| PCF2119SU/2/F2 | PC2119-2 |
| PCF2119VU/2/F2 | PC2119-2 |

6. Block diagram



7. Pinning information

7.1 Pinning



7.2 Pin description

| 15 to 18 [19 [20 and 21 22 to 29 [| su [1] su [1] su [2] da tes [3] gra [3] gra [3] gra | escription upply voltage 1 (logic) upply voltage 2 (for high voltage generator) upply voltage 3 (for high voltage generator) ata bus clock input • set HIGH to signal the start of a read or write operation • data is clocked in or out of the chip on the negative edge of the clock st pins • must be connected to V _{SS1} round supply voltage 1 • for all circuits, except of high voltage generator round supply voltage 2 • for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation • if V _{LCD} is generated internally then this pin must be connected to V _{LCDOUT} and V _{LCDIN} • if V _{LCD} is generated externally then this pin must be connected to V _{LCDIN} only LCD output |
|--|--|--|
| 7 to 14 [15 to 18 [19 [20 and 21 22 to 29 [30 to 35 [36 | su su su su su su da tes da grading <l< th=""><th> upply voltage 2 (for high voltage generator) upply voltage 3 (for high voltage generator) ata bus clock input set HIGH to signal the start of a read or write operation data is clocked in or out of the chip on the negative edge of the clock st pins must be connected to V_{SS1} round supply voltage 1 for all circuits, except of high voltage generator round supply voltage 2 for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDIN} only </th></l<> | upply voltage 2 (for high voltage generator) upply voltage 3 (for high voltage generator) ata bus clock input set HIGH to signal the start of a read or write operation data is clocked in or out of the chip on the negative edge of the clock st pins must be connected to V_{SS1} round supply voltage 1 for all circuits, except of high voltage generator round supply voltage 2 for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDIN} only |
| 15 to 18 [19 [20 and 21 22 to 29 [30 to 35 [36 | [1] su [2] da (1) (2) (2) (3) (3) (4) (4) | apply voltage 3 (for high voltage generator) ata bus clock input set HIGH to signal the start of a read or write operation data is clocked in or out of the chip on the negative edge of the clock st pins must be connected to V_{SS1} round supply voltage 1 for all circuits, except of high voltage generator round supply voltage 2 for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 19 [20 and 21 22 to 29 [30 to 35 [36 | [2] da tes [3] gro [3] gro [3] lev inp lev 4 | ata bus clock input set HIGH to signal the start of a read or write operation data is clocked in or out of the chip on the negative edge of the clock st pins must be connected to V_{SS1} round supply voltage 1 for all circuits, except of high voltage generator round supply voltage 2 for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 20 and 21 22 to 29 [30 to 35 [36 | (3) gro | set HIGH to signal the start of a read or write operation data is clocked in or out of the chip on the negative edge of the clock st pins must be connected to V_{SS1} round supply voltage 1 for all circuits, except of high voltage generator round supply voltage 2 for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 22 to 29 | tes [3] gro [3] gro inp lev | data is clocked in or out of the chip on the negative edge of the clock st pins must be connected to V_{SS1} round supply voltage 1 for all circuits, except of high voltage generator round supply voltage 2 for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 22 to 29 | [3] gro | must be connected to V_{SS1} round supply voltage 1 for all circuits, except of high voltage generator round supply voltage 2 for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 30 to 35 | [3] gro [3] gro [3] inp [4] inp [4] inp | for all circuits, except of high voltage generator for all circuits, except of high voltage generator for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDOUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 30 to 35 | [3] gra | for all circuits, except of high voltage generator round supply voltage 2 for high voltage generator put for voltage multiplier regulation circuitry and for the biasivel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDOUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 36 | [3] gro | for high voltage 2 for high voltage generator put for voltage multiplier regulation circuitry and for the biasivel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 36 | inț lev | for high voltage generator put for voltage multiplier regulation circuitry and for the biasivel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 36 | inț lev | for high voltage generator put for voltage multiplier regulation circuitry and for the bias vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| | lev • | vel generation if V_{LCD} is generated internally then this pin must be connected to V_{LCDUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 37 to 43 | | connected to V_{LCDUT} and V_{LCDIN} if V_{LCD} is generated externally then this pin must be connected to V_{LCDIN} only |
| 37 to 43 | VL | connected to V _{LCDIN} only |
| 37 to 43 | VL | LCD output |
| | • | if V_{LCD} is generated internally then this pin must be connected to V_{LCDIN} and to V_{LCDSENSE} if V_{LCD} is generated externally then this pin must be left approximation. |
| 11 to 10 | inr | open-circuit |
| | - | put for LCD bias level generator |
| | | |
| | | CD row driver output |
| 100 | | R17 has two pins: R17 and R17DUP R17 and R18 drive the icons |
| 141, | | |
| | | |
| | LC | CD column driver output |
| | [4] | |
| | | |
| | | C-bus serial clock input |
| 153 | tes | st pin |
| | | • open-circuit |
| | | not user accessible |
| 154 | | ternal Power-On Reset (POR) input |
| 155 | • | ower-down mode select |
| | | for normal operation pin PD must be LOW |
| | 51 to 58, 59, 100 141, 142 to 149 60 to 99, 101 to 140 150 151 and 152 153 | 50 [4] - 51 to 58, 59, 100 141, 142 to 149 60 to 99, L0 101 to 140 150 [4] - 151 and 152 [5] [2 153 te 154 ex 155 po |

| Cumple of | D: | Description |
|---------------------------------------|-----------------------------------|--|
| Symbol | Pin | Description |
| R/W | 158 | read/write input pin R/W = HIGH selects the read operation pin R/W = LOW selects the write operation this pin has an internal pull-up resistor |
| RS | 159 | register select pin; |
| | | this pin has an internal pull-up resistor |
| DB0 to DB2, DB3/SA0, DB4 to DB7 | 160 to 162, 163, 164 to 167 | 8 bit bidirectional data bus (bit 0 to bit 7) the 8-bit bidirectional data bus (3-state) transfers data between the microcontroller and the PCF2119x pin DB7 may be used as the busy flag, signalling that internal operations are not yet completed 4-bit operations the 4 higher order lines DB7 to DB4 are used, DB3 to DB0 must be left open-circuit data bus line DB3 has an alternative function (SA0) as the l²C-bus address pin each data line has its own internal pull-up resistor |
| OSC | 168 | oscillator or external clock input when the on-chip oscillator is used this pin must be connected to V_{DD1} |

---.

[1] Always put $V_{DD2} = V_{DD3}$.

[2] When the I²C-bus is used, the parallel interface pin E must be LOW.

- [3] The substrate (rear side of the die) is wired to V_{SS} but should not be electrically connected.
- [4] On the device connected to V_{SS1} .
- [5] When the parallel bus is used, the pins SCL and SDA must be connected to V_{SS1} or V_{DD1} ; they must not be left open-circuit.
- [6] In the I²C-bus read mode, ports DB7 to DB4 and DB2 to DB0 should be connected to V_{DD1} or left open-circuit.
- [7] When the 4-bit interface is used without reading out from the PCF2119x (bit R/W is set permanently to logic 0), the unused ports DB4 to DB0 can either be set to V_{SS1} or V_{DD1} instead of leaving them open-circuit.

8. Functional description

8.1 Oscillator and timing generator

The internal logic and the LCD drive signals of the PCF2119x are timed by the frequency f_{clk} which equals either the built in oscillator frequency f_{osc} or an external clock frequency $f_{clk(ext)}$.

8.1.1 Timing generator

The timing generator produces the various signals required to drive the internal circuitry. Internal chip operation is not disturbed by operations on the data buses.

8.1.2 Internal clock

To use the on-chip oscillator, pin OSC must be connected to V_{DD1} . The on-chip oscillator provides the clock signal for the display system. No external components are required.

8.1.3 External clock

If an external clock will be used, the input is at pin OSC. The resulting display frame frequency is given by:

$$f_{fr} = \frac{f_{osc}}{3072}$$

Remark: Only in the power-down mode the clock is allowed to be stopped (pin OSC connected to V_{SS}), otherwise the LCD is frozen in a DC state, which is not suitable for the liquid crystals.

8.2 Reset function and Power-On Reset (POR)

The PCF2119x must be reset externally when power is turned on. If no external reset is performed, the chip might start-up in an unwanted state.

For the external reset, pin POR has to be active HIGH. The reset has to be active for at least 3 oscillator periods in order for the reset to be executed. If the internal oscillator is used, the minimum reset activity time follows from the lowest possible oscillator frequency ($f_{osc} = 140 \text{ kHz}$, $T_{osc} \sim 71 \text{ } \mu \text{s}$, $3 \times T_{osc} \sim 215 \text{ } \mu \text{s}$). The internal oscillator start-up time is 200 μs (typ) up to 300 μs (max) after power-on. In case that an external oscillator is used, T_{osc} is dependent from $f_{osc(ext)}$.

Afterwards the chip executes the Clear_display instruction, which requires 165 oscillator cycles. After the reset the chip has the state shown in Table 4 and is then ready for use.

(1)

PCF2119x

LCD controllers/drivers

| abic | | | | |
|------|--------------------------------------|--|---|-----------|
| Step | Function | Control bit and register state | Description | Reference |
| 1 | Clear_display | | | Table 16 |
| 2 | Entry_mode_set | bit I_D = 1 | incremental cursor move direction | Table 18 |
| | | bit $S = 0$ | no display shift | |
| 3 | Display_ctl | bit $D = 0$ | display off | Table 19 |
| | | bit $C = 0$ | cursor off | |
| | | bit $B = 0$ | cursor character blink off | |
| 4 | Function_set | bit DL = 1 | 8-bit interface | Table 12 |
| | | bit M = 0 | 1-line display | |
| | | bit $SL = 0$ | 1:18 multiplex drive mode | |
| | | bit $H = 0$ | normal instruction set | |
| 5 | default address pointer to DDRAM | [1] | | Table 22 |
| 6 | Icon_ctl | bit IM = 0 | character mode, full display | Table 25 |
| | | bit IB = 0 | icon blink disabled | |
| 7 | Screen_conf | bit $L = 0$ | default configuration | Table 23 |
| | Disp_conf | bit $P = 0$; bit $Q = 0$ | default configurations | Table 24 |
| 8 | Temp_ctl | bit TC1 = 0; bit TC2 = 0 | default temperature coefficient | Table 28 |
| 9 | VLCD_set | register $V_A = 0$; register $V_B = 0$ | V _{LCD} generator off | Table 32 |
| 10 | I ² C-bus interface reset | | | |
| 11 | HV_gen | bit S1 = 1; bit S0 = 0 | V _{LCD} generator set to 3 internal stages (4 voltage multipliers) | Table 30 |
| | | | | |

Table 4. State after reset

The Busy Flag (BF) indicates the busy state (bit BF = 1) until initialization ends. The busy state lasts 2 ms. The chip may also be [1] initialized by software (see Table 43 and Table 44).

8.3 Power-down mode

The chip can be put into power-down mode by applying a HIGH-level to pin PD. In power-down mode all static currents are switched off (no internal oscillator, no bias level generation and all LCD outputs are internally connected to V_{SS}).

During power-down, information in the RAMs and the chip state are preserved. Instruction execution during power-down is possible when pin OSC is externally clocked.

8.4 LCD supply voltage generator

The LCD supply voltage may be generated on-chip. The V_{LCD} generator is controlled by two internal 6-bit registers: V_A and V_B . Register V_A is programmed with the voltage for character mode and register V_B with the voltage for icon mode.

The nominal LCD operating voltage at room temperature is given by Equation 2:

$$V_{LCD(nom)} = V_x \times 0.08 + 1.82$$

Where V_x is the integer value of the register V_A or V_B .

It should be noted that V_{LCD} is sometimes referred as the LCD operating voltage (V_{oper}).

(2)

8.4.1 Programming ranges

Possible values for V_A and V_B are between 0 to 63.

Remarks:

- Values producing more than 6.5 V at operating temperature are not allowed.
 Operation above this voltage may damage the device. When programming the operating voltage the temperature coefficient of V_{LCDOUT} must be taken into account.
- Values below 2.2 V are below the specified operating range of the chip and are therefore not allowed.

Table 5.Values of V_A and V_B and the corresponding V_{LCD} valuesAll values at $T_{ref} = 27 \degree C$; allowed values are highlighted.

| Integer values of V_A and V_B | Corresponding value of V _{LCD} in V | Integer values of V _A and V _B | Corresponding value of V _{LCD} in V | Integer values of V_A and V_B | Corresponding value of V _{LCD} in V |
|-----------------------------------|--|---|---|-----------------------------------|---|
| 0 | V _{LCD} switched off | 22 | 3.58 | 44 | 5.34 |
| 1 | 1.90 | 23 | 3.66 | 45 | 5.42 |
| 2 | 1.98 | 24 | 3.74 | 46 | 5.50 |
| 3 | 2.06 | 25 | 3.82 | 47 | 5.58 |
| 4 | 2.14 | 26 | 3.90 | 48 | 5.66 |
| 5 | 2.22 | 27 | 3.98 | 49 | 5.74 |
| 6 | 2.30 | 28 | 4.06 | 50 | 5.82 |
| 7 | 2.38 | 29 | 4.14 | 51 | 5.90 |
| 8 | 2.46 | 30 | 4.22 | 52 | 5.98 |
| 9 | 2.54 | 31 | 4.30 | 53 | 6.06 |
| 10 | 2.62 | 32 | 4.38 | 54 | 6.14 |
| 11 | 2.70 | 33 | 4.46 | 55 | 6.22 |
| 12 | 2.78 | 34 | 4.54 | 56 | 6.30 |
| 13 | 2.86 | 35 | 4.62 | 57 | 6.38 |
| 14 | 2.94 | 36 | 4.70 | 58 | 6.46 |
| 15 | 3.02 | 37 | 4.78 | 59 | 6.54 |
| 16 | 3.10 | 38 | 4.86 | 60 | 6.62 |
| 17 | 3.18 | 39 | 4.94 | 61 | 6.70 |
| 18 | 3.26 | 40 | 5.02 | 62 | 6.78 |
| 19 | 3.34 | 41 | 5.10 | 63 | 6.86 |
| 20 | 3.42 | 42 | 5.18 | | |
| 21 | 3.50 | 43 | 5.26 | | |

When the LCD supply voltage is generated on-chip, the V_{LCD} pins should be decoupled to V_{SS} with a suitable capacitor. The generated V_{LCDOUT} is independent of V_{DD} and is temperature compensated.

In Equation 2 the internal charge pump is not considered. However, if the supplied voltage to V_{DD2} and V_{DD3} is below the required V_{LCD} it is necessary to use the internal charge pump. The multiplication factor has to be set such, that V_{DD2} and V_{DD3} (which are equal) multiplied with the programmed multiplication factor exceeds the required V_{LCD} under all circumstances (i.e. at low temperatures and along with the temperature compensation -

see <u>Section 10.2.3.4</u>). If still a higher multiplication factor is chosen, V_{LCD} will not increase (it is set by <u>Equation 2</u>) but the current that can be delivered will be higher. Also current consumption increases (see Section 16.6).

When the V_{LCD} generator and the direct mode are switched off, an external voltage may be supplied at connected pins V_{LCDIN} and V_{LCDOUT}. V_{LCDIN} and V_{LCDOUT} may be higher or lower than V_{DD2}.

In direct mode (see Icon_ctl instruction, <u>Section 10.2.3.3</u>) the internal V_{LCD} generator is turned off and the V_{LCDOUT} output voltage is directly connected to V_{DD2}. This reduces the current consumption depending on V_{DD2} value and LCD liquid properties.

The V_{LCD} generator ensures that, as long as V_{DD} is in the valid range (2.2 V to 4 V), the required peak voltage V_{LCD} = 6.5 V can be generated at any time.

8.5 LCD bias voltage generator

The intermediate bias voltages for the LCD display are also generated on-chip. This removes the need for an external resistive bias chain and significantly reduces the system current consumption. The optimum value of V_{LCD} depends on the multiplex rate, the LCD threshold voltage (V_{th}) and the number of bias levels. Using a 5-level bias scheme for the 1:18 multiplex rate allows V_{LCD} < 5 V for most LCD liquids.

The intermediate bias levels for the different multiplex rates are shown in <u>Table 6</u>. These bias levels are automatically set to the given values when switching to the corresponding multiplex rate.

| Multiplex | Number of | Bias v | voltages | | | | |
|-----------|-------------|-----------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|----------------|
| rate | bias levels | V ₁ | V ₂ | V ₃ | V ₄ | V ₅ | V ₆ |
| 1:18 | 5 | V _{LCD} | $\frac{3}{4}(V_{LCD} - V_{SS})$ | $\frac{l}{2}(V_{LCD} - V_{SS})$ | $\frac{l}{2}(V_{LCD} - V_{SS})$ | $\frac{l}{4}(V_{LCD} - V_{SS})$ | V_{SS} |
| 1:9 | 5 | V_{LCD} | $\frac{3}{4}(V_{LCD} - V_{SS})$ | $\frac{l}{2}(V_{LCD} - V_{SS})$ | $\frac{l}{2}(V_{LCD} - V_{SS})$ | $\frac{l}{4}(V_{LCD} - V_{SS})$ | V_{SS} |
| 1:2 | 4 | V_{LCD} | $\frac{2}{3}(V_{LCD} - V_{SS})$ | $\frac{2}{3}(V_{LCD} - V_{SS})$ | $\frac{l}{3}(V_{LCD} - V_{SS})$ | $\frac{l}{3}(V_{LCD} - V_{SS})$ | V_{SS} |

Table 6. Bias levels as a function of multiplex rate

8.6 LCD row and column drivers

The PCF2119x contains 18 row and 80 column drivers, which drive the appropriate LCD bias voltages in sequence to the display in accordance with the data to be displayed. R17 and R18 drive the icon rows. Unused outputs should be left open.

The bias voltages and the timing are selected automatically when the number of lines in the display is selected. Figure 3 to Figure 5 show typical waveforms.

PCF2119x

LCD controllers/drivers



PCF2119x LCD controllers/drivers



PCF2119x

LCD controllers/drivers



9. Display data RAM and ROM

9.1 DDRAM

The Display Data RAM (DDRAM) stores up to 80 characters of display data represented by 8-bit character codes. RAM locations which are not used for storing display data can be used as general purpose RAM.

The basic RAM to display addressing scheme is shown in <u>Figure 6</u>, <u>Figure 7</u> and <u>Figure 8</u>. With no display shift the characters represented by the codes in the first 32 RAM locations starting at address 00h are displayed in line 1.







When data is written to or read from the DDRAM, wrap-around occurs from the end of one line to the start of the next line. When the display is shifted each line wraps around within itself, independently of the others. Thus all lines are shifted and wrapped around together. The address ranges and wrap-around operations for the various modes are shown in Table 7.

| 1 × 32 | 2 × 16 | 1 × 16 |
|------------|---------------------------|--|
| 00h to 4Fh | 00h to 27h; 40h to 67h | 00h to 27h |
| 4Fh to 00h | 27h to 40h; 67h to 00h | 27h to 00h |
| 4Fh to 00h | 27h to 00h; 67h to 40h | 27h to 00h |
| | 00h to 4Fh 4Fh to 00h | 00h to 4Fh 00h to 27h; 40h to 67h 4Fh to 00h 27h to 40h; 67h to 00h 4Fh to 00h 27h to 00h; |

Table 7. Address space and wrap-around operation

9.2 CGROM

The Character Generator ROM (CGROM) contains 240 character patterns in a 5×8 dot format from 8-bit character codes. Figure 9 to Figure 14 show the character sets that are currently implemented.

| lower 4 bits | upper 4 bits | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|-----------------|-----------------|------|----------|------|----------|------|----------|--------------|--------------|--------------|------|----------|----------|------|------|------|----------|
| xxxx | 0000 | 1 | | | | | . | • | : | · † · | | | | | | | |
| xxxx | 0001 | 2 | • | | | | | | • | | | | | | | | |
| xxxx | 0010 | 3 | | | | | | | ! ''' | · | | | ÷ | | | | |
| xxxx | 0011 | 4 | | | | | | :::: | | • | | | | | | | |
| xxxx | 0100 | 5 | | | 4 | | | | Ť. | • | | . | •* | | | | |
| xxxx | 0101 | 6 | | | | | | | | Ľ. | | | ŀ! | | | | |
| xxxx | 0110 | 7 | : | | | | Ŷ | Ŧ | <u>ا</u> | ÷ | | : | | | | | |
| xxxx | 0111 | 8 | ! | • | : | | | • | | ₽. | | | == | | 22 | : | • |
| xxxx | 1000 | 9 | | Ľ. | | | | | ::: | | | •• | | | | | |
| xxxx | 1001 | 10 | | | | | | | ·! | ÷ | | | • | | | | •. •i |
| xxxx | 1010 | 11 | | : | :: :: | | | | | ľ: | | ÷ | ÷ | | | | |
| xxxx | 1011 | 12 | ! | | :: | | | K | | | | | :: | | | | |
| xxxx | 1100 | 13 | | : | | | •. | 1 | | ÷ | | | | | | | |
| xxxx | 1101 | 14 | | •••• | | | | 1 | | | | •• | | | ÷ | | |
| xxxx | 1110 | 15 | : | | | | •••• | ! ''' | •••• | - | | | | ·· | | | |
| xxxx | 1111 | 16 | | | | | | | | F. | | ••••• | <u>.</u> | Ï | | 1 | |

The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.

Fig 9. Character set 'A' in CGROM

| lower 4 bits | upper 4 bits | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|-----------------|-----------------|------|------|----------|------|----------|------|------|------|------|------|---------|----------|----------|---------|------|---------|
| xxxx | 0000 | 1 | | | | | | | | ÷ | | | | ÷ | | | |
| xxxx | 0001 | 2 | | : | | į. | | Å. | | ÷ | | | 1 | | | | ÷ |
| xxxx | 0010 | 3 | • | :: | 2 | | | | | | | | ÷ | | | | Ē |
| xxxx | 0011 | 4 | | | | | | | | | | | | | | | |
| xxxx | 0100 | 5 | |) | 4 | | | | | | | | ÷ | | | ÷ | |
| хххх | 0101 | 6 | | | | | | | | | | | | | | ÷ | ÷ |
| хххх | 0110 | 7 | | | | | ÷ | | | | | | | | | | |
| хххх | 0111 | 8 | | 8 | ÷ | | | | | | | | | | | | |
| xxxx | 1000 | 9 | | | | | X | | × | | | 11 | . | | | | |
| xxxx | 1001 | 10 | | | | | ¥ | | ÷ | | | | | | | | T |
| xxxx | 1010 | 11 | | : | • | | | ! | | | | | | F. | ₩. | | F. |
| xxxx | 1011 | 12 | | | • | K | ľ | K. | | | | | ••• | | | | |
| xxxx | 1100 | 13 | | : | ÷ | . | | | | · | · | ÷ | | · | <u></u> | | <u></u> |
| xxxx | 1101 | 14 | | | | | | | | | | · . | | | | | |
| xxxx | 1110 | 15 | 5 | • | | | •••• | | | | 1 | · | | | | | |
| xxxx | 1111 | 16 | | ÷ | | | | | | | | | <u>.</u> | <u>.</u> | | | |

The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.

Fig 10. Character set 'D' in CGROM

| lower 4 bits | upper 4 bits | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|-----------------|-----------------|------|-------|------|----------|----------|------|------|---------|--------------|------|----------|----------|------|------|------|----------|
| xxxx | 0000 | 1 | • | | | • | | | | | | | | | | ÷ | :• |
| xxxx | 0001 | 2 | | | | # | | | | | ••• | | | | | | -::: |
| xxxx | 0010 | 3 | | | | | | | • | : - | | :: | | | | | |
| xxxx | 0011 | 4 | | | | | ₽ | | •••• | | | | | | : | : | |
| xxxx | 0100 | 5 | | •• | | | | | ••• | | | | 4 | | | | ÷ |
| xxxx | 0101 | 6 | | 1 | | • • • | | | 2 | ÷ | | | | | | | . |
| xxxx | 0110 | 7 | ÷ | | | | | | ÷.; | | | | | | Ŷ | ÷ | •• |
| xxxx | 0111 | 8 | | • | . | | | | | | Ŧ | 3 | i | | | · | |
| xxxx | 1000 | 9 | | | | | | | \odot | | | | | | × | | 34 |
| xxxx | 1001 | 10 | | | | | Ï | | ·· | ;;; ; | | | | | ii | 1 | •• |
| xxxx | 1010 | 11 | · | | | | | | ÷. | Ĩ | | :4: | # # | | | | |
| xxxx | 1011 | 12 | | | | | | | | | === | ! | :: :: | K | | | |
| xxxx | 1100 | 13 | | | | | | | | | | : | | | | | |
| xxxx | 1101 | 14 | : | | * | | | | | | | ••••• | | | | i i | |
| xxxx | 1110 | 15 | | | | | | | | | | | | | | F"1 | |
| xxxx | 1111 | 16 | | | | | | | • | | | | | | | | |

The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.

Fig 11. Character set 'F' in CGROM

| lower 4 bits | upper 4 bits | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|-----------------|-----------------|------|----------|-------|----------|-------|----------|------|-----------|------|------|-------|--------|------|------|----------|-------|
| xxxx | 0000 | 1 | • | ŀ | | • | | | : | | | | | | | <u>.</u> | |
| xxxx | 0001 | 2 | | | | | | | | | | | | | | | •:::: |
| xxxx | 0010 | 3 | | | . | | | | . | | | :: | | | | | |
| xxxx | 0011 | 4 | | | | | | | | | | | | | : | . | · |
| xxxx | 0100 | 5 | | •• | | | | | | | | | 4 | | | | ÷ |
| xxxx | 0101 | 6 | Ċ: | 1 | | • • • | | | | | | | | | | | |
| xxxx | 0110 | 7 | ÷ | | | | | | ÷ | | | | | | Ŷ | ÷ | ۰i |
| xxxx | 0111 | 8 | | ••••• | | | | | | | Ŧ | 3 | ľ | | | • | |
| хххх | 1000 | 9 | rii - | | | | | | 2 | | | É | | | X | ! | ::: |
| хххх | 1001 | 10 | | | | | H | | | :::: | | 2 | Ģ | Ĩ | Ŧ | | • |
| xxxx | 1010 | 11 | · | | | | | | | | | : | # # | | | | |
| хххх | 1011 | 12 | | | | | | E. | | | | | # ; | K | | | |
| xxxx | 1100 | 13 | | | | | | | | | | : | | | | | |
| xxxx | 1101 | 14 | . | | • | | | | | | | ••••• | | | | | |
| xxxx | 1110 | 15 | | · | | | | | | | | | | | | ľ | |
| xxxx | 1111 | 16 | | | | | | | • | | | | | | 5 | | |

The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.

Fig 12. Character set 'R' in CGROM

| ower 4 bits | upper 4 bits | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|----------------|-----------------|------|----------|----------|------|-------|----------|------|----------|------|-------------|-------|----------|------|------|----------|--------|
| xxxx | 0000 | 1 | | | | | | | | | | | | | | <u>.</u> | |
| xxxx | 0001 | 2 | | | | | . | | | | | | | | | | • |
| xxxx | 0010 | 3 | ····· | - | ŀ | • • • | | | | | | :: | | | | | |
| xxxx | 0011 | 4 | | | | | | • | | | | | | | :; | . | ••••• |
| хххх | 0100 | 5 | | · | | | | | | | | | 4 | | | | · • |
| xxxx | 0101 | 6 | | 1 | | | | | ` | | | | | | | | |
| xxxx | 0110 | 7 | ÷ | 1 | | | | | | | | | | | ÷ | ÷ | •• |
| xxxx | 0111 | 8 | | · | ÷ | | | | . | | Ŧ | : | Ï | | | •=== | |
| xxxx | 1000 | 9 | | | ř | | | | | | | | | | | ŀ"1 | 24 |
| xxxx | 1001 | 10 | | | | | | | | | | | | | Ţ | | • |
| хххх | 1010 | 11 | · | | | | | | | | •••• ••• | : | :: :: | | | | |
| хххх | 1011 | 12 | | | | | | | E. | | | | :: :: | K. | | | |
| xxxx | 1100 | 13 | | 1 | | | ·#· | | | | | : | | | | | |
| xxxx | 1101 | 14 | . | | ÷. | | | | T | | | ••••• | | | | 1 | |
| xxxx | 1110 | 15 | | <u>.</u> | | | •] | | | | | | | | | F"1 | |
| xxxx | 1111 | 16 | | | | | | | ••••• | | | | | | | | |

The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.

Fig 13. Character set 'S' in CGROM

| lower 4 bits | upper 4 bits | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|-----------------|-----------------|------|----------|----------|----------|-------|------|------|------|----------|------|-------|----------|------|------|-------------|------|
| | 0000 | 1 | • | ₽ | | | | | | | | | | | | ÷ | |
| xxxx | 0001 | 2 | | | | | | | | | ÷ | | | | | | ·::: |
| xxxx | 0010 | 3 | | | ! | | | | • | | | :: | | | | | |
| xxxx | 0011 | 4 | | | | | | | •••• | | | | | | : | . | · |
| xxxx | 0100 | 5 | | •• | | | | | •••• | | | | | | | | ÷ |
| xxxx | 0101 | 6 | | 1 | | | | | | | | | · | | | | |
| хххх | 0110 | 7 | ÷ | Ī | | ••••• | | | :::: | | | | | | Ŷ | ÷ | •• |
| xxxx | 0111 | 8 | | | . | | | | | | | | ľ | | | • | |
| xxxx | 1000 | 9 | | | | - | | | | | | | | | | | |
| xxxx | 1001 | 10 | | | | | | | •••• | . | | | | | Ŧ | | • |
| xxxx | 1010 | 11 | · | | | • | | | • | | •••• | : | :: :: | | | | |
| xxxx | 1011 | 12 | | | | | | | | | | | :: | K. | | | |
| xxxx | 1100 | 13 | | . | | | | | | | | : | | | | | |
| xxxx | 1101 | 14 | . | | * | | | | | | | ••••• | | | | []] | |
| xxxx | 1110 | 15 | | · | | | | | | | | | | | | !"`I | |
| xxxx | 1111 | 16 | | | | | | | | | | | | | | | |

The first column (0000) is the CGRAM, the other 15 columns (0001 to 1111) are the CGROM.

Fig 14. Character set 'V' in CGROM

9.3 CGRAM

Up to 16 user defined characters may be stored in the Character Generator RAM (CGRAM). Some CGRAM characters (see Figure 21) are also used to drive icons:

- 6 CGRAM characters if icons blink and both icon rows are used in the application
- 3 CGRAM characters if no icons blink but both icon rows are used in the application
- 0 CGRAM characters if no icons are driven by the icon rows

When the icons blink option is enabled, double the number of CGRAM characters are used since both the on and off state of an icon is defined.

The CGROM and CGRAM use a common address space, of which the first column is reserved for the CGRAM (see Figure 9 to Figure 14).



Figure 15 shows the addressing principle for the CGRAM.

- (2) CGRAM address bit 0 to bit 2 designate the character pattern line position. The 8th line is the cursor position and display is performed by logical OR with the cursor. Data in the 8th line will appear in the cursor position. Lines are numbered from 0 to 7.
- (3) Character pattern column positions correspond to CGRAM data bit 0 to bit 4, as shown in Figure 9 to Figure 14.
- (4) As shown in Figure 9 to Figure 14, CGRAM character patterns are selected when character code bit 4 to bit 7 are all logic 0. CGRAM data = logic 1 corresponds to selection for display.
- (5) Only bit 0 to bit 5 of the CGRAM address are set by the Set_CGRAM command. Bit 6 can be set using the Set_DDRAM command in the valid address range or by using the auto-increment feature during CGRAM write. All bits from bit 0 to bit 6 can be read using the BF AC instruction.

Fig 15. Relationship between CGRAM addresses, data and display patterns

9.4 Cursor control circuit

The cursor control circuit generates the cursor underline and/or cursor blink as shown in Figure 16 at the DDRAM address contained in the address counter.





10. Registers

The PCF2119x has two 8-bit registers, an instruction register and a data register. Only these two registers can be directly controlled by the microcontroller. Before an internal operation, the control information is stored temporarily in these registers, to allow interfacing to various types of microcontrollers which operate at different speeds or to allow interface to peripheral control ICs.

The instruction set for the parallel interface is shown in <u>Table 11</u> together with their execution time. Details about the parallel interface can be found in <u>Section 11.1</u>. Examples of operations on a 4-bit bus are given in <u>Table 38</u>, on a 8-bit bus in <u>Table 39</u>, <u>Table 40</u> and <u>Table 41</u>.

When using the l²C-bus, the instruction has to be commenced with a control byte as shown in <u>Table 8</u>. Details about the l²C-bus interface can be found in <u>Section 11.2</u>. An example of operations on the l²C-bus is given in Table 42.

Table 8. Instruction set for I²C-bus commands

| Cont | trol by | /te | | | | | | Com | mand | byte | | | | | | I ² C-bus command |
|------|---------|-----|---|---|---|---|---|-----|------|------|-----|-----|-----|-----|-----|---------------------------------|
| СО | RS | 0 | 0 | 0 | 0 | 0 | 0 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | <u>[1]</u> |

[1] R/\overline{W} is set together with the slave address (see Figure 30).

Table 9.Control byte bit description

| Bit | Symbol | Value | Description |
|--------|--------|-------|---|
| 7 | CO | 0 | last control byte |
| | | 1 | another control byte follows after data/command |
| 6 | RS | 0 | instruction register selected |
| | | 1 | data register selected |
| 4 to 0 | - | 0 | default logic 0 |

Instructions are of 4 types, those that:

- 1. Designate PCF2119x functions like display format, data length, etc.
- 2. Set internal RAM addresses
- 3. Perform data transfer with internal RAM
- 4. Others, like read 'busy flag' and read 'address counter'

In normal use, type 3 instructions are used most frequently. However, automatic incrementing by 1 (or decrementing by 1) of internal RAM addresses after each data write lessens the microcontroller program load. The display shift in particular can be performed concurrently with display data write, enabling the designer to develop systems in minimum time with maximum programming efficiency.

During internal operation, no instructions other than the BF_AC instruction will be executed. Because the busy flag is set to logic 1 while an instruction is being executed, check to ensure it is logic 0 before sending the next instruction or wait for the maximum instruction execution time, as given in <u>Table 11</u>. An instruction sent while the busy flag is logic 1 will not be executed.

The RS bit determines which register will be accessed and the R/\overline{W} bit indicates if it is a read or a write operation (see Table 10).

| Table 10. | Register acce | ss selection |
|-----------|---------------|-------------------------------------|
| Symbol | Value | Description |
| RS | | register select |
| | 0 | instruction register ^[1] |
| | 1 | data register ^[2] |
| R/W | | read/write |
| | 0 | write operation |
| | 1 | read operation |

[1] There is only write access to the instruction register, but read access to the busy flag (BF) and the address counter (AC) of the BF_AC instruction (see Section 10.2.1.2).

[2] Write and read access.

Details of the instructions are explained in subsequent sections.

10.1 Data register

The data register temporarily stores data to be read from the DDRAM and CGRAM. Prior to being read by the Read_data instruction, data from the DDRAM or CGRAM, corresponding to the address in the instruction register, is written to the data register.

10.2 Instruction register

The instruction register stores instruction codes such as Clear_display, Curs_disp_shift, and address information for the Display Data RAM (DDRAM) and Character Generator RAM (CGRAM). The instruction register can be written to but not read from by the system controller.

The instruction register is sectioned into basic, standard and extended instructions. Bit H = 1 of the Function_set instruction (see <u>Section 10.2.1.1</u>) sets the chip into extended instruction set mode.

PCF2119x

LCD controllers/drivers

| Instruction | Bits ^[1] | l | | | | | | | | | Required | Reference |
|----------------------|---------------------|---------|------|--------|-------|----|----|----|-----|-----|----------------------------------|------------------|
| | RS | R/W | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | clock cycles <mark>[2]</mark> | |
| Basic instructions (| bit H = | 0 or 1) | | | | | | | | | | |
| NOP [3] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | - |
| Function_set | 0 | 0 | 0 | 0 | 1 | DL | 0 | М | SL | Н | 3 | Section 10.2.1.1 |
| BF_AC | 0 | 1 | BF | AC | | | | | | | 0 | Section 10.2.1.2 |
| Read_data | 1 | 1 | READ | _DATA | | | | | | | 3 | Section 10.2.1.3 |
| Write_data | 1 | 0 | WRIT | E_DATA | 4 | | | | | | 3 | Section 10.2.1.4 |
| Standard instruction | ns (bit | H = 0) | • | | | | | | | | | |
| Clear_display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 165 | Section 10.2.2.1 |
| Return_home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 3 | Section 10.2.2.2 |
| Entry_mode_set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I_D | S | 3 | Section 10.2.2.3 |
| Display_ctl | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | С | В | 3 | Section 10.2.2.4 |
| Curs_disp_shift | 0 | 0 | 0 | 0 | 0 | 1 | SC | RL | 0 | 0 | 3 | Section 10.2.2.5 |
| Set_CGRAM | 0 | 0 | 0 | 1 | ACG | | | | | | 3 | Section 10.2.2.6 |
| Set_DDRAM | 0 | 0 | 1 | ADD | | | | | | | 3 | Section 10.2.2.7 |
| Extended instructio | ns (bit | H = 1) | | | | | | | | | | |
| Reserved [4] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | - | - |
| Screen_conf | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | L | 3 | Section 10.2.3.1 |
| Disp_conf | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Р | Q | 3 | Section 10.2.3.2 |
| Icon_ctl | 0 | 0 | 0 | 0 | 0 | 0 | 1 | IM | IB | DM | 3 | Section 10.2.3.3 |
| Temp_ctl | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | TC1 | TC2 | 3 | Section 10.2.3.4 |
| HV_gen | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | S1 | S0 | 3 | Section 10.2.3.5 |
| VLCD_set | 0 | 0 | 1 | V | VA or | VB | | | | | 3 | Section 10.2.3.6 |

Table 11. Instruction register overview

[1] The bits 0 to 7 correspond with the data bus lines DB0 to CB7.

[2] f_{osc} cycles.

[3] No operation.

[4] Do not use.

10.2.1 Basic instructions (bit H = 0 or 1)

10.2.1.1 Function_set

| Bit | Symbol | Value | | Description |
|--------|--------|-------|------------|---|
| RS | - | 0 | | see <u>Table 10</u> |
| R/W | - | 0 | | |
| 7 to 5 | - | 001 | | fixed value |
| 4 | DL | | | interface data length (for parallel mode only) |
| | | 0 | <u>[1]</u> | 2×4 bits (DB7 to DB4) |
| | | 1 | [2] | 8 bits (DB7 to DB0) |
| 3 | - | 0 | | unused |
| 2 | М | | <u>[3]</u> | number of display lines |
| | | 0 | | 1 line \times 32 characters |
| | | 1 | <u>[4]</u> | 2 line \times 16 characters |
| 1 | SL | | | multiplex mode |
| | | 0 | | 1:18 multiplex drive mode, 1×32 or 2×16 character display |
| | | 1 | [4][5] | 1:9 multiplex drive mode, 1×16 character display |
| 0 | Н | | | instruction set control |
| | | 0 | | basic instruction set plus standard instruction set |
| | | 1 | [4] | basic instruction set plus extended instruction set |

[1] When 4-bit width is selected, data is transmitted in two cycles using the parallel-bus. In a 4-bit application ports DB3 to DB0 should be left open-circuit (internal pull-ups).

- [2] Default value after power-on in I²C-bus mode.
- [3] No impact if SL = 1.
- [4] Due to the internal pull-ups on DB3 to DB0 in a 4-bit application, the first Function_set after power-on sets bits M, SL and H to logic 1. A second Function_set must be sent to set bits M, SL and H to the required values.
- [5] Independent of bit M and bit L of the Screen_conf instruction (see Section 10.2.3.1). Only row 1 to row 8 and row 17 are used. All other rows must be left open-circuit. The DDRAM map is the same as in the 2×16 character display mode, however, the second line cannot be displayed.

10.2.1.2 BF_AC instructions

| Bit | Symbol | Value | Description |
|--------|--------|-----------------------|--|
| RS | - | 0 | see Table 10 |
| R/W | - | 1 | |
| 7 | BF | | [1] read busy flag |
| | | 0 | next instruction will be executed |
| | | 1 | internal operation is in progress; next instruction will not be executed until BF = 0 |
| 6 to 0 | AC | 0000000 to 1111111 | read address counter |

[1] It is recommended that the BF status is checked before the next write operation is started.

PCF2119X 5

Busy flag: The busy flag indicates the internal status of the PCF2119x. A logic 1 indicates that the chip is busy and further instructions will not be accepted. The busy flag is output to pin DB7 when bit RS = 0 and bit R/\overline{W} = 1. Instructions should only be started after checking that the busy flag is at logic 0 or after waiting for the required number of cycles.

Address counter: The address counter is used by both CGRAM and DDRAM, and its value is determined by the previous Set_CGRAM and Set_DDRAM instruction. After a read/write operation the address counter is automatically incremented or decremented by 1. The address counter value is output to the bus (DB6 to DB0) when bit RS = 0 and bit $R/\overline{W} = 1$.

10.2.1.3 Read_data

Table 14. Read_data bit description

| Bit | Symbol | Value | Description |
|--------|-----------|-------------------------|-------------------------------|
| RS | - | 1 | see Table 10 |
| R/W | - | 1 | |
| 7 to 0 | READ_DATA | 00000000 to 11111111 | read data from CGRAM or DDRAM |

Read_data from CGRAM or DDRAM: Read_data reads binary 8-bit data from the CGRAM or DDRAM. The most recent 'set address' command (Set_CGRAM or Set_DDRAM) determines whether the CGRAM or DDRAM is to be read.

The Read_data instruction gates the content of the data register to the bus while pin E is HIGH. After pin E goes LOW again, internal operation increments (or decrements) the address counter and stores RAM data corresponding to the new address counter into the data register.

There are only three instructions that update the data register:

- Set_CGRAM
- Set_DDRAM
- Read_data from CGRAM or DDRAM

Other instructions (e.g. Write_data, Curs_disp_shift, Clear_display and Return_home) do not modify the value of the data register.

10.2.1.4 Write_data

| Table 15 | . Write_data k | oit description | |
|----------|----------------|-------------------------|------------------------------|
| Bit | Symbol | Value | Description |
| RS | - | 1 | see Table 10 |
| R/W | - | 0 | |
| 7 to 0 | WRITE_DATA | 00000000 to 11111111 | write data to CGRAM or DDRAM |

Write_data to CGRAM or DDRAM: Write_data writes binary 8-bit data to the CGRAM or the DDRAM.

The previous Set_CGRAM or Set_DDRAM command determines if data is written into CGRAM or DDRAM. After writing, the address counter automatically increments or decrements by 1, in accordance with the Entry_mode_set (see <u>Section 10.2.2.3</u>). Only bit 4 to bit 0 of CGRAM data are valid, bit 7 to bit 5 are 'don't care'.

10.2.2 Standard instructions (bit H = 0)

10.2.2.1 Clear_display

| Table 1 | 6. Clear_dis | play bit description | วท | |
|---------|--------------|----------------------|---------------------|--|
| Bit | Symbol | Value | Description | |
| RS | - | 0 | see <u>Table 10</u> | |
| R/W | - | 0 | | |
| 7 to 0 | - | 00000001 | fixed value | |
| | | | | |

Clear_display: writes usually the character code 20h (blank pattern) into all DDRAM addresses except for the character sets 'R' and 'V' where the character code 20h is not a blank pattern.

In addition Clear_display

- sets the DDRAM address counter to logic 0
- returns the display to its original position, if it was shifted. Thus, the display disappears and the cursor or blink position goes to the left edge of the display
- sets entry mode bit I_D = 1 (increment mode); bit S of entry mode does not change

The instruction Clear_display requires extra execution time. This may be allowed by checking the busy flag bit BF or by waiting until the 165 clock cycles have elapsed. The latter must be applied where no read-back options are foreseen, as in some Chip-On-Glass (COG) applications.

Remark: When using the character sets 'R' or 'V', where the character code 20h is not the blank pattern, the following alternative instruction set has to be used:

- 1. Switch display off (Display_ctl, bit D = 0).
- 2. Write a blank pattern into all DDRAM addresses (Write_data).
- 3. Switch display on (Display_ctl, bit D = 1).

10.2.2.2 Return_home

Table 17. Return_home bit description

| Bit | Symbol | Value | Description |
|--------|--------|----------|--------------|
| RS | - | 0 | see Table 10 |
| R/W | - | 0 | |
| 7 to 0 | - | 00000010 | fixed value |

Return_home: Sets the DDRAM address counter to logic 0 and switches a shifted display back to an unshifted state. The DDRAM content remain unchanged. The cursor or blink position goes to the left of the first display line. Bit I_D and bit S of the Entry_mode_set instruction remain unchanged.

10.2.2.3 Entry_mode_set

| Table 18 | 6. Entry_mod | Table 18. Entry_mode_set bit description | | | | | | | | |
|----------|--------------|--|---|--|--|--|--|--|--|--|
| Bit | Symbol | Value | Description | | | | | | | |
| RS | - | 0 | see Table 10 | | | | | | | |
| R/W | - | 0 | | | | | | | | |
| 7 to 2 | - | 000001 | fixed value | | | | | | | |
| 1 | I_D | | address increment or decrement | | | | | | | |
| | | 0 | DDRAM or CGRAM address decrements by 1, cursor moves to the left | | | | | | | |
| | | 1 | DDRAM or CGRAM address increments by 1, cursor moves to the right | | | | | | | |
| 0 | S | | shift display to the left or right | | | | | | | |
| | | 0 | display does not shift | | | | | | | |
| | | 1 | display shifts | | | | | | | |

Bit I_D: When bit $I_D = 1$ the DDRAM or CGRAM address increments by 1 when data is written into or read from the DDRAM or CGRAM. The cursor or blink position moves to the right.

When bit $I_D = 0$ the DDRAM or CGRAM address decrements by 1 when data is written into or read from the DDRAM or CGRAM. The cursor or blink position moves to the left.

The cursor underline and cursor character blink are inhibited when the CGRAM is accessed.

Bit S: When bit S = 0, the display does not shift.

During DDRAM write, when bit S = 1 and bit $I_D = 0$, the entire display shifts to the right; when bit S = 1 and bit $I_D = 1$, the entire display shifts to the left.

Thus it appears as if the cursor stands still and the display moves. The display does not shift when reading from the DDRAM, or when writing to or reading from the CGRAM.

10.2.2.4 Display_ctl instructions

| Bit | Symbol | Value | Description |
|--------|--------|-------|--|
| RS | - | 0 | see <u>Table 10</u> |
| R/W | - | 0 | |
| 7 to 3 | | 00001 | fixed value |
| 2 | D | | display on or off |
| | | 0 | display is off; chip is in power-down mode |
| | | 1 | display is on |
| 1 | С | | cursor on or off |
| | | 0 | cursor is off |
| | | 1 | cursor is on |
| 0 | В | | character blink on or off |
| | | 0 | character blink is off |
| | | 1 | character blink is on |

Bit D: The display is on when bit D = 1 and off when bit D = 0. Display data in the DDRAM is not affected and can be displayed immediately by setting bit D = 1.

When the display is off (bit D = 0) the chip is in partial power-down mode:

- The LCD outputs are connected to V_{SS}
- The V_{LCD} generator and bias generator are turned off

Three oscillator cycles are required after sending the 'display off' instruction to ensure all outputs are at V_{SS} , afterwards the oscillator can be stopped. If the oscillator is running during partial power-down mode ('display off') the chip can still execute instructions. Even lower current consumption is obtained by inhibiting the oscillator (pin OSC to V_{SS}).

To ensure $I_{DD} < 1 \ \mu$ A:

- the parallel bus ports DB7 to DB0 should be connected to V_{DD}
- pins RS and R/\overline{W} should be connected to V_{DD} or left open-circuit
- pin PD should be connected to V_{DD}

Recovery from power-down mode:

- pin PD should be connected back to V_{SS}
- if necessary pin OSC should be connected back to V_{DD}
- a Display_ctl instruction with bit D = 1 should be sent

and the second second second

Bit C: The cursor is displayed when bit C = 1 and inhibited when bit C = 0. Even if the cursor disappears, bit I_D and bit S (see <u>Section 10.2.2.3</u>) remain in operation during display data write. The cursor is displayed using 5 dots in the 8th line (see Figure 16).

Bit B: The character indicated by the cursor blinks when bit B = 1. The character blink is displayed by switching between display characters and all dots on with a period of

approximately 1 second, with $f_{blink} = \frac{f_{osc}}{52224}$

10.2.2.5 Curs_disp_shift

| Bit | Symbol | Value | Description |
|--------|--------|-------|------------------------------------|
| RS | - | 0 | see Table 10 |
| R/W | - | 0 | |
| 7 to 4 | | 0001 | fixed value |
| 3 | SC | | cursor move or display shift |
| | | 0 | move cursor |
| | | 1 | shift display |
| 2 | RL | | shift or move to the right or left |
| | | 0 | left shift or move |
| | | 1 | right shift or move |
| 1 to 0 | - | 00 | fixed value |

Bits SC and RL: Curs_disp_shift moves the cursor position or the display to the right or left without writing or reading display data. This function is used to correct a character or move the cursor through the display.

In 2-line displays, the cursor moves to the next line when it passes the last position (40) of the line. When the displayed data is shifted repeatedly all lines shift at the same time; displayed characters do not shift into the next line.

The address counter content does not change if the only action performed is shift display (SC = 1) but increments or decrements with the shift cursor (SC = 0).

10.2.2.6 Set_CGRAM

| | | | • |
|--------|--------|---------------------|-------------------|
| Bit | Symbol | Value | Description |
| RS | - | 0 | see Table 10 |
| R/W | - | 0 | |
| 7 to 6 | - | 01 | fixed value |
| 5 to 0 | ACG | 000000 to 111111 | set CGRAM address |

Table 21. Set_CGRAM bit description

Set_CGRAM: Sets the CGRAM address bits ACG[5:0] into the address counter. Data can then be written to or read from the CGRAM.

Remark: The CGRAM address uses the same address register as the DDRAM address. This register consists of 7 bits. But with the Set_CGRAM command, only bit 5 to bit 0 are set. Bit 6 can be set using the Set_DDRAM command first, or by using the auto-increment feature during CGRAM write. All bits 6 to 0 can be read using the BF_AC instruction.

When writing to the lower part of the CGRAM, ensure that bit 6 of the address is not set (e.g. by an earlier DDRAM write).

10.2.2.7 Set_DDRAM

| Bit | Symbol | Value | Description |
|--------|--------|-----------------------|-------------------|
| RS | - | 0 | see Table 10 |
| R/W | - | 0 | |
| 7 | - | 1 | fixed value |
| 6 to 0 | ADD | 0000000 to 1111111 | set DDRAM address |

Set_DDRAM: Sets the DDRAM address bits ADD[6:0] into the address counter. Data can then be written to or read from the DDRAM.

PCF2119X 5

10.2.3 Extended instructions (bit H = 1)

10.2.3.1 Screen_conf

Table 23. Screen_conf bit description

| Bit | Symbol | Value | Description |
|--------|--------|---------|----------------------------------|
| RS | - | 0 | see Table 10 |
| R/W | - | 0 | |
| 7 to 1 | | 0000001 | fixed value |
| 0 | L | | screen configuration |
| | | 0 | split screen standard connection |
| | | 1 | split screen mirrored connection |

Screen_conf:

- If bit L = 0, then the two halves of a split screen are connected in a standard way i.e. column 1/81, 2/82 to 80/160.
- If bit L = 1, then the two halves of a split screen are connected in a mirrored way i.e. column 1/160, 2/159 to 80/81. This allows single layer PCB or glass layout.

10.2.3.2 Disp_conf

Table 24. Disp_conf bit description

| Bit | Symbol | Value | Description |
|--------|--------|--------|--|
| RS | - | 0 | see Table 10 |
| R/W | - | 0 | |
| 7 to 2 | | 000001 | fixed value |
| 1 | Р | | display column configuration |
| | | 0 | column data: left to right; |
| | | | column data is displayed from column 1 to column 80 |
| | | 1 | column data: right to left; |
| | | | column data is displayed from column 80 to column 1 |
| 0 | Q | | display row configuration |
| | | 0 | row data: top to bottom; |
| | | | row data is displayed from row 1 to row 16 and icon row data in row 17 and row 18 |
| | | | in single line mode (SL = 1) row data is displayed from row 1 to row 8 and icon row data in row 17 |
| | | 1 | row data: bottom to top; |
| | | | row data is displayed from row 16 to row 1 and icon row data in row 18 and row 17 |
| | | | in single line mode (SL = 1) row data is displayed from row 8 to row 1 and icon row data in row 17 |

Bit P: The P bit is used to flip the display left to right by mirroring the column data, as shown in Figure 18. This allows the display to be viewed from behind instead of front and enhances the flexibility in the assembly of equipment and avoids complicated data manipulation within the controller.



Bit Q: The Q bit flips the display top to bottom by mirroring the row data, as shown in Figure 19.



Combination of bit P and bit Q: A combination of P and Q allows the display to be rotated horizontally and vertically by 180 degree, as shown in <u>Figure 20</u>. This is useful for viewing the display from the opposite edge.



10.2.3.3 lcon_ctl

| Bit | Symbol | Value | Description |
|--------|--------|-------|---------------------------------|
| RS | - | 0 | see Table 10 |
| R/W | - | 0 | |
| 7 to 3 | - | 00001 | fixed value |
| 2 | IM | | icon mode |
| | | 0 | character mode, full display |
| | | 1 | icon mode, only icons displayed |
| 1 | IB | | icon blink |
| | | 0 | icon blink disabled |
| | | 1 | icon blink enabled |
| 0 | DM | | direct mode |
| | | 0 | off |
| | | 1 | on |

The PCF2119x can drive up to 160 icons. See Figure 21 and Figure 22 for CGRAM to icon mapping.

Bit IM: When bit IM = 0, the chip is in character mode. In the character mode characters and icons are driven (multiplex drive mode 1:18 or 1:9). The V_{LCD} generator, if used, produces the V_{LCDOUT} voltage programmed with register V_A.

When bit IM = 1, the chip is in icon mode. In the icon mode only the icons are driven (multiplex drive mode 1:2). The V_{LCD} generator, if used, produces the V_{LCDOUT} voltage as programmed with register V_B .

Table 26. Normal/icon mode operation

| Bit IM | Mode | V _{LCDOUT} |
|--------|----------------|-------------------------------|
| 0 | character mode | generated from V _A |
| 1 | icon mode | generated from V _B |

Bit IB: Icon blink control is independent of the cursor/character blink function.

When bit IB = 0, the icon blink is disabled. Icon data is stored in CGRAM character 0 to 3 $(4 \times 8 \times 5 = 160 \text{ bits for } 160 \text{ icons}).$

When bit IB = 1, the icon blink is enabled. In this case each icon is controlled by two bits. Blink consists of two half phases (corresponding to the cursor on and off phases called even and odd phases hereafter).

Icon states for the even phase are stored in CGRAM characters 0 to 3 $(4 \times 8 \times 5 = 160 \text{ bits for } 160 \text{ icons})$. These bits also define icon state when icon blink is not used (see Table 27).

Icon states for the odd phase are stored in CGRAM character 4 to 7 (another 160 bits for the 160 icons). When icon blink is disabled CGRAM characters 4 to 7 may be used as normal CGRAM characters.

PCF2119x

LCD controllers/drivers

156 157 158 159 160 mgl249



Table 27. Blink effect for icons and cursor character blink

85

block of 5 columns

86 87 88 89 90

Fig 21. CGRAM to icon mapping (a)

ROW 18-

| even even even | 17/1-5 17/6-10 17/11-15 | 7 MSE 0 0 | 6 3 0 0 | 5 0 | 4 0 | 3 0 | 2 | 1 | 0 LSB | 6 MSE | 5 | 4 | 3 | 2 | 1 | 0 | 4 | 3 | 2 | 1 | 0 | |
|----------------------|-------------------------------------|--|--|--|---|--|--|--|---|--|--|---|---|---|---|---|---|---|---|---|---|---|
| even | 17/6-10 | 0 | 0 | 0 | 0 | 0 | 0 | | LSB | MSE | 3 | | | | | | | | | | | |
| even | 17/6-10 | | - | 0 | 0 | 0 | 0 | | | 1 | - | | | | | LSB | MSE | 3 | | | LSB | |
| | | 0 | 0 | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | |
| even | 17/11-15 | 1 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | |
| 1 | | 1 | | | | I | | | | | | | I | | | | | | T | | | I |
| even | 17/76-80 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| even | 18/1-5 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | |
| 1 | | 1 | | | | I | | | | 1 | | | Ι | | | - | | | I | | | I |
| even | 18/76-80 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | |
| dd (blink) | 17/1-5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | 1 | | | | I | | | | | | | I | | | 1 | | | I | | | I |
| dd (blink) | 18/76-80 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | |
| d | even I even d (blink) I | I I even 17/76-80 even 18/1-5 I I even 18/76-80 d (blink) 17/1-5 I I | even 18/1-5 0 I I I even 18/76-80 0 d (blink) 17/1-5 0 I I I | I I even 17/76-80 0 even 18/1-5 0 I I even 18/76-80 0 d (blink) 17/1-5 0 | I I even 17/76-80 even 18/1-5 I I even 18/76-80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | I I even 17/76-80 even 18/1-5 I I even 18/76-80 O 0 I I even 18/76-80 O 0 0 I I even 18/76-80 O 0 0 I 17/1-5 I I | I I I I I even 17/76-80 0 0 0 0 0 even 18/1-5 0 0 0 0 0 0 I I I I I I I I even 18/76-80 0 0 0 0 0 0 d (blink) 17/1-5 0 0 0 0 0 | I I I I even 17/76-80 0 0 0 0 0 0 0 even 18/1-5 0 0 0 0 0 0 0 0 0 I< | I I I I even 17/76-80 1 even 18/76-80 0 0 0 0 0 0 0 0 1 1 d (blink) 17/1-5 0 0 0 0 0 1 0 I< | I I I I even 17/76-80 0 0 0 0 0 0 0 1 even 18/1-5 0 0 0 0 0 0 1 0 I< | I I I I I even 17/76-80 0 0 0 0 0 0 0 0 1 0 even 18/1-5 0 0 0 0 0 0 1 0 I I I I I I 0 0 0 1 0 even 18/76-80 0 0 0 0 0 0 1 1 0 d (blink) 17/1-5 0 0 0 0 1 0 0 0 I I I I I I I 0 | I I | I I | I I I I I I I I even 17/76-80 0 0 0 0 0 0 1 0 0 0 1 even 18/1-5 0 0 0 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 <td>I I I I I I I even 17/76-80 0 0 0 0 0 0 1 0 0 0 1 even 18/1-5 0 0 0 0 0 1 0 0 0 1 0 0 1 1 even 18/76-80 0 0 0 0 0 1 1 0 0 1</td> <td>I I I I I I I I even 17/76-80 0 0 0 0 0 0 1 0 0 0 1 1 1 1 even 18/1-5 0 0 0 0 0 1 0 0 1 0<td>I I</td><td>I I</td><td>I I</td><td>I I</td><td>I I</td><td>I I</td></td> | I I I I I I I even 17/76-80 0 0 0 0 0 0 1 0 0 0 1 even 18/1-5 0 0 0 0 0 1 0 0 0 1 0 0 1 1 even 18/76-80 0 0 0 0 0 1 1 0 0 1 | I I I I I I I I even 17/76-80 0 0 0 0 0 0 1 0 0 0 1 1 1 1 even 18/1-5 0 0 0 0 0 1 0 0 1 0 <td>I I</td> <td>I I</td> <td>I I</td> <td>I I</td> <td>I I</td> <td>I I</td> | I I | I I | I I | I I | I I | I I |

CGRAM data: logic 1 of a data bit turns the icon on and logic 0 turns the icon off.

Character codes: bits 0 to 3 define the icon state when icon blink is disabled or during the even phase when icon blink is enabled. Bits 4 to 7 define the icon state during the odd phase when icon blink is enabled (not used for icons when icon blink is disabled)

Fig 22. CGRAM to icon mapping (b)

Bit DM: When DM = 0, the chip is not in the direct mode. Either the internal V_{LCD} generator or an external voltage may be used to achieve V_{LCD} .

When DM = 1, the chip is in direct mode. The internal V_{LCD} generator is turned off and the output V_{LCDOUT} is directly connected V_{DD2} (i.e. the V_{LCD} generator supply voltage).
Remark: In direct mode, no external V_{LCD} is possible.

The direct mode can be used to reduce the current consumption when the required output voltage V_{LCDOUT} is close to the V_{DD2} supply voltage. This can be the case in icon mode or in MUX 1:9 (depending on LCD liquid properties).

10.2.3.4 Temp_ctl

| Table 28. Temp_ctl bit description | | | | |
|------------------------------------|---------|----------|-------------------------|--|
| Bit | Symbol | Value | Description | |
| RS | - | 0 | see Table 10 | |
| R/W | - | 0 | | |
| 7 to 2 | - | 000100 | | |
| 1 to 0 | TC[1:0] | 00 to 11 | temperature coefficient | |

The bit-field TC[1:0] selects the temperature coefficient for the internally generated V_{LCDOUT} (see Table 29).

Table 29. TC[1:0] selection of V_{LCD} temperature coefficient

| Typical value | Description |
|---------------|--|
| –0.16 %/K | V _{LCD} temperature coefficient 0 (default value) |
| –0.18 %/K | V _{LCD} temperature coefficient 1 |
| –0.21 %/K | V _{LCD} temperature coefficient 2 |
| –0.24 %/K | V _{LCD} temperature coefficient 3 |
| | –0.16 %/K –0.18 %/K –0.21 %/K |

10.2.3.5 HV_gen

| Table 30 | Table 30. HV_gen bit description | | | | |
|----------|--|----------|---------------------|--|--|
| Bit | Symbol | Value | Description | | |
| RS | - | 0 | see <u>Table 10</u> | | |
| R/W | - | 0 | | | |
| 7 to 2 | - | 010000 | fixed value | | |
| 1 to 0 | S[1:0] | 00 to 11 | voltage multiplier | | |

A software configurable voltage multiplier is incorporated in the V_{LCD} generator and can be set via the HV_gen command. The voltage multiplier control can be used to reduce current consumption by disconnecting internal voltage multiplier stages, depending on the required V_{LCDOUT} output voltage (see Table 31).

Table 31. Voltage multiplier control bits

| S[1:0] | Description |
|--------|--|
| 00 | set V_{LCD} generator stages to 1 (2 \times voltage multiplier) |
| 01 | set V _{LCD} generator stages to 2 (3 \times voltage multiplier) |
| 10 | set V _{LCD} generator stages to 3 (4 \times voltage multiplier) |
| 11 | do not use |

10.2.3.6 VLCD_set

| Table 32 | . VLCD_set b | it description | |
|----------|---------------------------|---------------------|---|
| Bit | Symbol | Value | Description |
| RS | - | 0 | see Table 10 |
| R/W | - | 0 | |
| 7 | - | 1 | fixed value |
| 6 | V | | set register V _A or V _B |
| | | 0 | set register V _A |
| | | 1 | set register V _B |
| 5 to 0 | $V_{A} \text{ or } V_{B}$ | 000000 to 111111 | factor for calculating $V_{\mbox{\scriptsize LCD}}$ |

The V_{LCD} value is calculated with the Equation 2 on page 8. The multiplication factor is programmed by instruction. Two on-chip registers (V_A and V_B) hold the multiplication factor for the character mode and the icon mode, respectively. The generated V_{LCDOUT} value is independent of V_{DD}, allowing battery operation of the chip.

V_x programming:

- 1. Send Function_set instruction with bit H = 1.
- 2. Send VLCD_set instruction to write to the voltage register:
 - a. Bit 7 = 1 and bit 6 = 0: bit 5 to bit 0 are the multiplication factor for V_{LCD} of character mode (V_A).
 - b. Bit 7 = 1 and bit 6 = 1: bit 5 to bit 0 are the multiplication factor for V_{LCD} of icon mode (V_B).
 - c. Bit 5 to bit 0 = 0 switches V_{LCD} generator off (when selected).
 - d. During 'display off'/power-down the V_{LCD} generator is also disabled.
- 3. Send Function_set instruction with bit H = 0 to resume normal programming.

11. Basic architecture

11.1 Parallel interface

The PCF2119x can send data in either two 4-bit operations or one 8-bit operation and can thus interface to 4-bit or 8-bit microcontrollers.

In 8-bit mode data is transferred as 8-bit bytes using the 8 ports DB7 to DB0. Three further control lines E, RS and R/\overline{W} are required.

In 4-bit mode data is transferred in two cycles of 4 bits each using ports DB7 to DB4 for the transaction. The higher order bits (corresponding to range of bit 7 to bit 4 in 8-bit mode) are sent in the first cycle and the lower order bits (bit 3 to bit 0 in 8-bit mode) in the second cycle. Data transfer is complete after two 4-bit data transfers. It should be noted that two cycles are also required for the busy flag check. 4-bit operation is selected by instruction (see Figure 23 to Figure 25 for examples of bus protocol).

In 4-bit mode, ports DB3 to DB0 must be left open-circuit. They are pulled up to V_{DD} internally.



LCD controllers/drivers





11.2 I²C-bus interface

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are the Serial Data line (SDA) and the Serial Clock Line (SCL). Both lines must be connected to a positive supply via pull-up resistors. Data transfer may be initiated only when the bus is not busy.

Each byte of eight bits is followed by an acknowledge bit. A slave receiver which is addressed must generate an acknowledge after the reception of each byte.

Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).

A master receiver must signal an end of data to the transmitter by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.



Fig 26. System configuration







11.2.1 I²C-bus protocol

One I²C-bus slave address is reserved for the PCF2119x (see Figure 30).



Before any data is transmitted on the I²C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the START procedure.

The I^2 C-bus configuration for the different PCF2119x read and write cycles is shown in Figure 31 to Figure 33.

The slow down feature of the I²C-bus protocol (receiver holds SCL line LOW during internal operations) is not used in the PCF2119x.

11.2.2 I²C-bus definitions

Definitions:

- Transmitter: the device which sends the data to the bus.
- Receiver: the device which receives the data from the bus.
- Master: the device which initiates a transfer, generates clock signals and terminates a transfer.
- Slave: the device addressed by a master.
- Multi-master: more than one master can attempt to control the bus at the same time without corrupting the message.

- Arbitration: procedure to ensure that if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.
- Synchronization: procedure to synchronize the clock signals of two or more devices.



Fig 31. Master transmits to slave receiver; write mode



LCD controllers/drivers



LCD controllers/drivers

12. Internal circuitry

| Symbol | Pin | Internal circuit |
|------------------|--|---|
| / _{DD1} | 1 to 6 | VDD1 VSS1 013aaa169 |
| / _{DD2} | 7 to 14 | VDD2 VSS1 VSS1 VSS2 013aaa170 |
| / _{DD3} | 15 to 18 | VDD3 VSS1 013aaa 171 |
| / _{SS1} | 22 to 29 | |
| / _{SS2} | 30 to 35 | V _{SS2} V _{SS1} 013aaa172 |
| LCDSENSE | 36 | |
| LCDIN | 44 to 49 | $\overline{\mathbf{x}}$ |
| LCDOUT | 37 to 43 | |
| SCL | 151 to 152 | 013aaa173 |
| SDA | 156 to 157 | |
| DSC | 168 | |
| ۶D | 155 | V _{DD1} |
| POR | 154 | |
| [1 | 20 | 本 |
| 2 | 21 | V _{SS1} |
| -3 | 153 | 013aaa174 |
| 1 | 19 | |
| RS | 159 | |
| R/W | 158 | |
| DB0 to DB7 | 160 to 167 | |
| R1 to R18 | 58, 57 to 51, 142 to 149, 59, 100, 141 | |
| C1 to C80 | 140 to 101, 99 to 60 | V _{SS1} 013aaa175 |

13. Limiting values

| Symbol | Parameter | Conditions | Min | Max | Unit |
|----------------------|---------------------------------|----------------------------|----------------|-----------------|------|
| V _{DD1} | supply voltage 1 | logic | -0.5 | +6.5 | V |
| V _{DD2} | supply voltage 2 | V _{LCD} generator | -0.5 | +4.5 | V |
| V _{DD3} | supply voltage 3 | | | | |
| V _{LCD} | LCD supply voltage | | -0.5 | +7.5 | V |
| V _{I/O(n)} | input/output voltage on any | V _{DD} related | -0.5 | $V_{DD} + 0.5$ | V |
| | other pin | V_{LCD} related | -0.5 | V_{LCD} + 0.5 | V |
| lı | input current | DC level | -10 | +10 | mA |
| lo | output current | DC level | -10 | +10 | mA |
| I _{DD} | supply current | | -50 | +50 | mA |
| I _{SS} | ground supply current | | -50 | +50 | mA |
| I _{DD(LCD)} | LCD supply current | | -50 | +50 | mA |
| P _{tot} | total power dissipation | | - | 400 | mW |
| Po | output power | dissipation per output | - | 100 | mW |
| V _{ESD} | electrostatic discharge voltage | HBM | <u>[1]</u> _ | ±3000 | V |
| | | MM | [2] _ | ±300 | V |
| l _{lu} | latch-up current | | <u>[3]</u> | 200 | mA |
| T _{stg} | storage temperature | | <u>[4]</u> –65 | +150 | °C |

[1] Pass level; Human Body Model (HBM) according to Ref. 5 "JESD22-A114".

[2] Pass level; Machine Model (MM), according to Ref. 6 "JESD22-A115".

[3] Pass level; latch-up testing, according to Ref. 7 "JESD78".

[4] According to the NXP store and transport conditions (see <u>Ref. 9 "SNW-SQ-623"</u>) the devices have to be stored at a temperature of +5 °C to +45 °C and a humidity of 25 % to 75 %.

14. Static characteristics

Table 35. Static characteristics

 $V_{DD1} = 1.5 \text{ V to } 5.5 \text{ V}; V_{DD2} = V_{DD3} = 2.2 \text{ V to } 4.0 \text{ V}; V_{SS} = 0 \text{ V}; V_{LCD} = 2.2 \text{ V to } 6.5 \text{ V}; T_{amb} = -40 \degree \text{C} \text{ to } +85 \degree \text{C};$ unless otherwise specified.

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|---------------------------------------|---|---|-----|----------------------------|------|----------------------------|------|
| Supplies | | | | | | | |
| V _{DD1} | supply voltage 1 | logic | | 1.5 | - | 5.5 | V |
| V _{DD2} | supply voltage 2 | internal V _{LCD} generation; | | 2.2 | - | 4.0 | V |
| V _{DD3} | supply voltage 3 | $V_{LCD} > V_{DD2} = V_{DD3}$ | | | | | |
| V _{LCD} | LCD supply voltage | | | 2.2 | - | 6.5 | V |
| Ground sup | pply current using external V _{LC} | CD ^[1] | | | | | |
| I _{SS} ground supply current | | | | - | 70 | 120 | μΑ |
| | | $V_{DD} = 3 \text{ V}; V_{LCD} = 5 \text{ V}$ | [2] | - | 35 | 80 | μΑ |
| | | icon mode; $V_{DD} = 3 V$; $V_{LCD} = 2.5 V$ | [2] | - | 25 | 45 | μA |
| | | power-down mode; $V_{DD} = 3 V$; $V_{LCD} = 2.5 V$; DB7 to DB0, RS and R/ $\overline{W} = 1$; OSC = 0; PD = 1 | | - | 0.5 | 5 | μA |
| Ground sup | pply current using internal V_{LC} | D[1][3] | | | | | |
| I _{SS} | ground supply current | | | - | 190 | 400 | μΑ |
| | | V_{DD} = 3 V; V_{LCD} = 5 V | [2] | - | 135 | 400 | μΑ |
| | | icon mode; V_{DD} = 2.5 V; V_{LCD} = 2.5 V | [2] | - | 85 | - | μA |
| Logic | | | | | | | |
| V _{IL} | LOW-level input voltage | | | V _{SS1} | - | $0.3V_{DD1}$ | V |
| V _{IH} | HIGH-level input voltage | | | $0.7V_{DD1}$ | - | V _{DD1} | V |
| Oscillator in | iput; pin OSC | | | | | | |
| V _{IL} | LOW-level input voltage | | | V _{SS1} | - | V _{DD1} – 1. 2 | V |
| V _{IH} | HIGH-level input voltage | | | V _{DD1} – 0. 1 | - | V_{DD1} | V |
| Data bus; p | ins DB7 to DB0 | | | | | | |
| l _{ol} | LOW-level output current | $V_{OL} = 0.4 \text{ V}; V_{DD1} = 5 \text{ V}$ | | 1.6 | 4 | - | mA |
| юн | HIGH-level output current | $V_{OH} = 4 \text{ V}; V_{DD1} = 5 \text{ V}$ | | –1 | -8 | - | mA |
| l _{pu} | pull-up current | $V_{I} = V_{SS1}$ | | 0.04 | 0.15 | 1 | μΑ |
| IL | leakage current | $V_{I} = V_{DD1, 2, 3} \text{ or } V_{SS1, 2}$ | | -1 | - | +1 | μΑ |
| l ² C-bus; pi | ns SDA and SCL | | | | | | |
| nputs: pins | SDA and SCL | | | | | | |
| V _{IL} | LOW-level input voltage | | | 0 | - | 0.3V _{DD1} | V |
| V _{IH} | HIGH-level input voltage | | | 0.7V _{DD1} | - | 5.5 | V |
| ILI | input leakage current | $V_{I} = V_{DD1, 2, 3}$ or $V_{SS1, 2}$ | | -1 | - | +1 | μΑ |
| C _i | input capacitance | | | - | 5 | - | pF |

PCF2119X_5 Product data sheet

Table 35. Static characteristics ...continued

 $V_{DD1} = 1.5 \text{ V to } 5.5 \text{ V}; V_{DD2} = V_{DD3} = 2.2 \text{ V to } 4.0 \text{ V}; V_{SS} = 0 \text{ V}; V_{LCD} = 2.2 \text{ V to } 6.5 \text{ V}; T_{amb} = -40 \circ C \text{ to } +85 \circ C;$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|--------------------------|--------------------------|---|------------|-----|-----|------|--|
| Output: pin | SDA | | | | | | |
| I _{OL} | LOW-level output current | $V_{OL} = 0.4 \text{ V}; V_{DD1} > 2 \text{ V}$ | 3 | - | - | mA | |
| | | $V_{OL} = 0.2 V_{DD1}; V_{DD1} < 2 V$ | 2 | - | - | mA | |
| LCD output | LCD outputs | | | | | | |
| R _O | output resistance | row output, pins R1 to R18 | [4] | 10 | 30 | kΩ | |
| | | column output, pins C1 to C80 | [4] | 15 | 40 | kΩ | |
| ΔV_{bias} | bias voltage variation | on pins R1 to R18 and C1 to C80 | <u>[5]</u> | 20 | 130 | mV | |
| ΔV_{LCD} | LCD voltage variation | $T_{amb} = 25 \ ^{\circ}C$ | [3] | | | | |
| | | $V_{LCD} < 3 V$ | - | - | 160 | mV | |
| | | $V_{LCD} < 4 V$ | - | - | 200 | mV | |
| | | $V_{LCD} < 5 V$ | - | - | 260 | mV | |
| | | $V_{LCD} < 6 V$ | - | - | 340 | mV | |

[1] LCD outputs are open-circuit; inputs at V_{DD} or V_{SS} ; bus inactive.

[2] $T_{amb} = 25 \ ^{\circ}C$; $f_{osc} = 200 \ kHz$.

[3] LCD outputs are open-circuit; V_{LCD} generator is on; load current $I_{LCD} = 5 \ \mu A$.

[4] Resistance of output pins (R1 to R18 and C1 to C80) with a load current of 10 μ A; outputs measured one at a time; external LCD supply $V_{LCD} = 3 V$; $V_{DD1} = V_{DD2} = V_{DD3} = 3 V$.

[5] LCD outputs open-circuit; external LCD supply.

15. Dynamic characteristics

Table 36. Dynamic characteristics

 $V_{DD1} = 1.5 \text{ V to } 5.5 \text{ V}; V_{DD2} = V_{DD3} = 2.2 \text{ V to } 4.0 \text{ V}; V_{SS} = 0 \text{ V}; V_{LCD} = 2.2 \text{ V to } 6.5 \text{ V}; T_{amb} = -40 \circ \text{C} \text{ to } +85 \circ \text{C}; \text{ unless otherwise specified.}$

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|-------------------------------|--|---|---------------|-------------------------|-----|-------|------|
| Clock and os | | Conditions | | | тур | IVIAX | Unit |
| | | $\frac{1}{2}$ | | 45 | 05 | 4 4 7 | |
| f _{fr(LCD)} | LCD frame frequency | internal clock; V _{DD} = 5.0 V | | 45 | 95 | 147 | Hz |
| f _{osc} | oscillator frequency | not available at any pin | | 140 | 250 | 450 | kHz |
| f _{osc(ext)} | external oscillator frequency | | [4] | 140 | - | 450 | kHz |
| t _{d(startup)} (OSC) | start-up delay time on pin OSC | • | [1] | - | 200 | 300 | μs |
| | cteristics of parallel interface ^{[2} | | | | | | |
| | on (writing data from microcontrol | ler to PCF2119x); see Figure 3 | 4 | | | | |
| t _{cy(en)} | enable cycle time | | | 500 | - | - | ns |
| t _{w(en)} | enable pulse width | | | 220 | - | - | ns |
| t _{su(A)} | address set-up time | | | 50 | - | - | ns |
| t _{h(A)} | address hold time | | | 25 | - | - | ns |
| t _{su(D)} | data input set-up time | | | 60 | - | - | ns |
| t _{h(D)} | data input hold time | | | 25 | - | - | ns |
| Read operation | on (reading data from PCF2119x | to microcontroller); see Figure | <u>35</u> | | | | |
| t _{cy(en)} | enable cycle time | | | 500 | - | - | ns |
| t _{w(en)} | enable pulse width | | | 220 | - | - | ns |
| t _{su(A)} | address set-up time | | | 50 | - | - | ns |
| t _{h(A)} | address hold time | | | 25 | - | - | ns |
| t _{d(DV)} | data input valid delay time | $V_{DD1} > 2.2 V$ | | - | - | 150 | ns |
| | | V _{DD1} > 1.5 V | | - | - | 250 | ns |
| t _{h(D)} | data input hold time | | | 20 | - | 100 | ns |
| Timing chara | cteristics of I ² C-bus interface | <u>ا]</u> ; see <mark>Figure 36</mark> | | | | | |
| f _{SCL} | SCL clock frequency | | | - | - | 400 | kHz |
| t _{LOW} | LOW period of the SCL clock | | | 1.3 | - | - | μs |
| t _{HIGH} | HIGH period of the SCL clock | | | 0.6 | - | - | μs |
| t _{SU;DAT} | data set-up time | | | 100 | - | - | ns |
| t _{HD;DAT} | data hold time | | | 0 | - | - | ns |
| t _r | rise time of both SDA and SCL signals | | [1][3] | 15 + 0.1 C _b | - | 300 | ns |
| t _f | fall time of both SDA and SCL signals | | <u>[1][3]</u> | 15 + 0.1 C _b | - | 300 | ns |
| C _b | capacitive load for each bus line | | | - | - | 400 | pF |
| t _{SU;STA} | set-up time for a repeated START condition | | | 0.6 | - | - | μs |
| t _{HD;STA} | hold time (repeated) START condition | | | 0.6 | - | - | μs |

Table 36. Dynamic characteristics ... continued

 $V_{DD1} = 1.5 \text{ V}$ to 5.5 V; $V_{DD2} = V_{DD3} = 2.2 \text{ V}$ to 4.0 V; $V_{SS} = 0 \text{ V}$; $V_{LCD} = 2.2 \text{ V}$ to 6.5 V; $T_{amb} = -40 \text{ °C}$ to +85 °C; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit |
|---------------------|---|------------|-----|-----|-----|------|
| t _{SU;STO} | set-up time for STOP condition | | 0.6 | - | - | μs |
| t _{SP} | pulse width of spikes that must be suppressed by the input filter | | - | - | 50 | ns |
| t _{BUF} | bus free time between a STOP and START condition | | 1.3 | - | - | μs |

[1] Tested on sample base.

[2] All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .

[3] C_b = total capacitance of one bus line in pF.



Fig 34. Parallel bus write operation sequence; writing data from microcontroller to PCF2119x



PCF2119X_5 Product data sheet

LCD controllers/drivers



16. Application information

16.1 General application information

The required minimum value for the external capacitors in an application with the PCF2119x are: C_{ext} from pins V_{LCD} to V_{SS} = 100 nF and for pins V_{DD} to V_{SS} = 470 nF. Higher capacitor values are recommended for ripple reduction.

For COG applications the recommended ITO track resistance is to be minimized for the I/O and supply connections. Optimized values for these tracks are below 50 Ω for the supply and below 100 Ω for the I/O connections. Higher track resistance reduce performance and increase current consumption. To avoid accidental triggering of Power-On Reset (POR) (especially in COG applications), the supplies must be adequately decoupled. Depending on power supply quality, V_{DD1} may have to be risen above the specified minimum.

When external LCD supply voltage is supplied, V_{LCDOUT} should be left open-circuit to avoid any stray current, and V_{LCDIN} must be connected to $V_{LCDSENSE}$.

16.2 Power supply connections for internal V_{LCD} generation





16.3 Power supply connections for external V_{LCD} generation

Fig 40. Recommended V_{LCD} connections for external V_{LCD} generation

16.4 Information about V_{LCD} connections

 V_{LCDIN} — This input is used for generating the 5 LCD bias levels. It is the power supply for the bias level buffers.

LCDSENSE

 V_{LCDOUT} — This is the V_{LCD} output if V_{LCD} is generated internally. In this case pin V_{LCDOUT} must be connected to V_{LCDIN} and to V_{LCDSENSE}.

 $V_{LCDSENSE}$ — This input is used for the voltage multiplier's regulation circuitry. When using the internal V_{LCD} generation, this pin must be connected to V_{LCDOUT} and V_{LCDIN}. When using an external V_{LCD} supply it must be connected to V_{LCDIN} only.

16.5 Reducing current consumption

Reducing current consumption can be achieved by one of the options given in Table 37.

When V_{LCD} lies outside the V_{DD} range and must be generated, it is usually more efficient to use the on-chip V_{LCD} generator than an external regulator.

| Original mode | Alternative mode |
|--------------------------------------|-----------------------------|
| character mode | icon mode (control bit IM) |
| display on | display off (control bit D) |
| V _{LCD} generator operating | direct mode |
| any mode | power-down mode (pin PD) |
| | |

Table 37. Reducing current consumption

16.6 Charge pump characteristics

Typical graphs of the total power consumption of the PCF2119x using the internal charge pump are illustrated in Figure 41, Figure 42 and Figure 43.

The graphs were obtained under the following conditions:

- T_{amb} = 25 °C
- $V_{DD1} = V_{DD2} = V_{DD3} = 2.2 V$ (minimum), 2.7 V (typical) and 4.0 V (maximum)
- Normal mode
- fosc = internal oscillator
- multiplex drive mode 1:18
- Typical current load for $I_{LCD} = 10 \ \mu A$.

For each multiplication factor there is a separate line. The line ends where it is not possible to get a higher voltage under its conditions (a higher multiplication factor is needed to get higher voltages).

Connecting different displays may result in different current consumption. This affects the efficiency and the optimum multiplication factor to be used to generate a certain output voltage.



LCD controllers/drivers





16.7 Interfaces





16.8 Connections with LCD modules





16.9 4-bit operation, 1-line display using external reset

The program must set functions prior to a 4-bit operation (see <u>Table 38</u>). When power is turned on, 8-bit operation is automatically selected and the PCF2119x attempts to perform the first write as an 8-bit operation. Since nothing is connected to ports DB0 to DB3, a rewrite is then required. However, since one operation is completed in two accesses of 4-bit operation, a rewrite is required to set the functions (see <u>Table 38</u> step 3). Thus, DB4 to DB7 of the Function_set are written twice.

| Step | Inst | ructior | ۱ | | | | Display | Operation |
|------|-------|---------|--------|-------|------|-----|---------|---|
| | RS | R/W | DB7 | DB6 | DB5 | DB4 | | |
| 1 | pow | er supp | oly on | | | | | initialized by the external reset; no display appears |
| 2 | Fund | ction_s | et | | | | | sets to 4-bit operation; in this instance operation is handled as |
| | 0 | 0 | 0 | 0 | 1 | 0 | | 8-bit by initialization and only this instruction completes with one write |
| 3 | Fund | ction_s | et | | | | | sets to 4-bit operation, selects 1-line display and $V_{LCD} = V_0$; |
| | 0 | 0 | 0 | 0 | 1 | 0 | | 4-bit operation starts from this point and resetting is needed |
| | 0 | 0 | 0 | 0 | 0 | 0 | | |
| 4 | Disp | lay_ctl | | | | | | turns display and cursor on; entire display is blank after |
| | 0 | 0 | 0 | 0 | 0 | 0 | _ | initialization |
| | 0 | 0 | 1 | 1 | 1 | 0 | | |
| 5 | Entr | y_mod | e_set | | | | | sets mode to increment the address by 1 and to shift the cursor |
| | 0 | 0 | 0 | 0 | 0 | 0 | _ | to the right at the time of write to the DDRAM or CGRAM; display is not shifted |
| | 0 | 0 | 0 | 1 | 1 | 0 | | |
| 6 | Write | e_data | to CG | GRAM/ | DDRA | M | | writes 'P'; the DDRAM has already been selected by |
| | 1 | 0 | 0 | 1 | 0 | 1 | P_ | initialization at power-on; the cursor is incremented by 1 and shifted to the right |
| | 1 | 0 | 0 | 0 | 0 | 0 | | |

 Table 38.
 4-bit operation, 1-line display example; using external reset (character set 'A')

16.10 8-bit operation, 1-line display using external reset

Table 39 and Table 40 show an example of a 1-line display in 8-bit operation. The PCF2119x functions must be set by the Function_set instruction prior to display. Since the DDRAM can store data for 80 characters, the RAM can be used for advertising displays when combined with display shift operation. Since the display shift operation changes display position only and the DDRAM contents remain unchanged, display data entered first can be displayed when the Return_home operation is performed.

Table 39. 8-bit operation, 1-line display example; using external reset (character set 'A')

| Step | Inst | ructior | า | | | | | | | | Display | Operation |
|------|------|----------|--------|-----|-----|-----|-----|-----|-----|-----|---------|---|
| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | | |
| 1 | pow | er supp | oly on | | | | | | | | | initialized by the external reset; no display appears |
| 2 | Fun | ction_s | et | | | | | | | | | sets to 8-bit operation, selects 1-line |
| | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | | display and $V_{LCD} = V_0$ |
| 3 | Disp | olay_ctl | | | | | | | | | | turns on display and cursor; entire |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | _ | display is blank after initialization |

LCD controllers/drivers

| Step | Instr | uctior | ۱ | | | | | | | | Display | Operation |
|----------|-------|--------|-------|-------|-------|-----|-----|-----|-----|-----|------------------------|---|
| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | - | |
| 4 | Entry | _mod | e_set | | | | | | | | | sets mode to increment the address |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | _ | by 1 and to shift the cursor to the right at the time of the write to the DDRAM/CGRAM; display is not shifted |
| 5 | Write | _data | to CO | GRAM/ | 'DDRA | M | | | | | | writes 'P'; the DDRAM has already |
| | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | P_ | been selected by initialization at power-on; the cursor is incremented by 1 and shifted to the right |
| 6 | Write | _data | to CG | GRAM/ | 'DDRA | M | | | | | | writes 'H' |
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | PH_ | |
| 7 to 10 | | | | | | : | | | | | PHILIP_ | writes 'ILIP' |
| 11 | Write | _data | to CC | GRAM/ | 'DDRA | M | | | | | | writes 'S' |
| | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | PHILIPS_ | |
| 12 | Entry | _mod | e_set | | | | | | | | | sets mode for display shift at the time |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | PHILIPS | of write |
| 13 | Write | _data | to CO | RAM/ | 'DDRA | M | | | | | | writes space |
| | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | HILIPS | |
| 14 | Write | _data | to CO | RAM/ | 'DDRA | M | | | | | 1 | writes 'M' |
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | ILIPS M_ | |
| 15 to 19 | | | | | | : | | | | | MICROK_ | writes 'ICROK' |
| 20 | Write | _data | to CO | BRAM/ | 'DDRA | M | | | | | | writes 'O' |
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | MICROKO | |
| 21 | Curs_ | _disp_ | shift | | | | | | | | 1 | shifts only the cursor position to the left |
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | MICROKO | |
| 22 | Curs_ | _disp_ | shift | | | | | | | | | shifts only the cursor position to the left |
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | MICRO <mark>K</mark> O | |
| 23 | Write | _data | to CO | RAM/ | DDRA | M | | | | | | writes 'C' correction; display moves to |
| | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | | the left |
| 24 | Curs | _disp_ | shift | | | | | | | | | shifts the display and cursor to the |
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | | right |
| 25 | Curs_ | _disp_ | shift | | | | | | | | | shifts only the cursor to the right |
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | MICROCO_ |] |
| 26 | Write | _data | to CG | RAM/ | DDRA | M | | | | | 1 | writes 'M' |
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | ICROCOM |] |
| 27 | Retu | rn_hoi | ne | | | | | | | | 1 | returns both display and cursor to the |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | PHILIPS M | original position (address 0) |
| | | | | | | | | | | | 1 | |

Table 39. 8-bit operation, 1-line display example; using external reset (character set 'A') ...continued

NXP Semiconductors

PCF2119x

LCD controllers/drivers

| Step | Instr | uctior | 1 | | | | | | | | Display | Operation |
|----------|-------|---------|--------|------|------|-----|-----|-----|-----|-----|----------|--|
| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | - | |
| 1 | powe | er supp | oly on | | | | | | | | | initialized by the external reset; no display appears |
| 2 | Fund | tion_s | et | | | | | | | | | sets to 8-bit operation, selects 1-line |
| | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | | display and $V_{LCD} = V_0$ |
| 3 | Disp | lay_ctl | | | | | | | | | | turns on display and cursor; entire |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | _ | display is blank after initialization |
| 4 | Entry | y_mod | e_set | | | | | | | | | sets mode to increment the address |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | _ | by 1 and to shift the cursor to the right at the time of the write to the DD/CGRAM; display is not shifted |
| 5 | Set_ | CGRA | М | | | | | | | | | sets the CGRAM address to position o |
| | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | _ | character 0; the CGRAM is selected |
| 6 | Write | e_data | to CG | RAM/ | DDRA | М | | | | | | writes data to CGRAM for icon even |
| | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | _ | phase; icons appears |
| 7 | | | | | | : | | | | | _ | |
| 8 | Set_ | CGRA | М | | | | | | | | | sets the CGRAM address to position o |
| | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | _ | character 4; the CGRAM is selected |
| 9 | Write | e_data | to CG | RAM/ | DDRA | М | | | | | | writes data to CGRAM for icon odd |
| | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | _ | phase |
| 10 | | | | | | : | | | | | _ | |
| 11 | Fund | tion_s | et | | | | | | | | | sets bit H = 1 |
| | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | _ | |
| 12 | Icon_ | _ctl | | | | | | | | | | icons blink |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | _ | |
| 13 | Fund | tion_s | et | | | | | | | | | sets bit H = 0 |
| | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | _ | |
| 14 | Set_ | DDRA | М | | | | | | | | | sets the DDRAM address to the first |
| | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | position; DDRAM is selected |
| 15 | Write | e_data | to CG | RAM/ | DDRA | М | | | | | | writes 'P'; the cursor is incremented |
| | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | P_ | by 1 and shifted to the right |
| 16 | Write | e_data | to CG | RAM/ | DDRA | M | | | | | 1 | writes 'H' |
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | PH_ | |
| 17 to 21 | | | | | | : | | | | | PHILIPS_ | writes 'ILIPS' |
| 22 | Retu | rn_hor | ne | | | | | | | | 1 | returns both display and cursor to the |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | PHILIPS | original position (address 0) |

Table 40. 8-bit operation, 1-line display and icon example; using external reset (character set 'A')

16.11 8-bit operation, 2-line display

For a 2-line display the cursor automatically moves from the first to the second line after the 40th digit of the first line has been written. Thus, if there are only 8 characters in the first line, the DDRAM address must be set after the 8th character is completed (see <u>Table 41</u>). It should be noted that both lines of the display are always shifted together; data does not shift from one line to the other.

Table 41. 8-bit operation, 2-line display example; using external reset (character set 'A')

| | Instr | uction | ۱ | | | | | | | | | |
|----------|--------|---------|--------|---------|-------|-----|-----|-----|-----|-----|--------------------|--|
| Step | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Display | Operation |
| 1 | powe | er supp | oly on | | | | | | | | | initialized by the external reset; no display appears |
| 2 | Func | tion_s | et | | | | | | | | | sets to 8-bit operation; selects 2-line |
| | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | | display and V_{LCD} generator off |
| 3 | displa | ay moo | de on/ | off cor | ntrol | | | | | | | turns on display and cursor; entire |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | _ | display is blank after initialization |
| 4 | Entry | _mod | e_set | | | | | | | | | sets mode to increment the address |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | _ | by 1 and to shift the cursor to the right at the time of write to the CG/DDRAM; display is not shifted |
| 5 | Write | _data | to CG | RAM/ | DDRA | M | | | | | | writes 'P'; the DDRAM has already |
| | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | P_ | been selected by initialization at power-on; the cursor is incremented by 1 and shifted to the right |
| 6 to 10 | | | | | | : | | | | | PHILIP_ | writes 'HILIP' |
| 11 | Write | _data | to CG | RAM/ | DDRA | М | | | | | | writes 'S' |
| | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | PHILIPS_ |] |
| 12 | Set_ | DDRA | М | | | | | | | | | sets DDRAM address to position the |
| | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | PHILIPS | cursor at the head of the 2nd line |
| 13 | Write | _data | to CG | RAM/ | DDR/ | ١M | | | | | | writes 'M' |
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | PHILIPS M_ | |
| 14 to 18 | | | | | | : | | | | | PHILIPS MICROC | writes 'ICROC' |
| 19 | Write | _data | to CG | RAM/ | DDRA | M | | | | | | writes 'O' |
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | PHILIPS MICROCO | |
| 20 | Write | _data | to CG | RAM/ | DDRA | M | | | | | | sets mode for display shift at the time |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | PHILIPS MICROCO | of write |
| 21 | Write | _data | to CG | RAM/ | DDRA | M | | | | | | writes 'M'; display is shifted to the left; |
| | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | HILIPS ICROCOM_ | the first and second lines shift together |

| | Instr | uction | 1 | | | | | | | | | |
|------|-------|--------|-----|-----|-----|-----|-----|-----|-----|-----|---------------------|--|
| Step | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Display | Operation |
| 22 | | | | | | : | | | | | : | |
| 23 | Retu | rn_hor | ne | | | | | | | | | returns both display and cursor to the |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | PHILIPS MICROCOM | original position (address 0) |

Table 41. 8-bit operation, 2-line display example; using external reset (character set 'A') ... continued

16.12 I²C-bus operation, 1-line display

A control byte is required with most commands (see Table 42).

Table 42. Example of I²C-bus operation; 1-line display (using external reset, assuming pin SA0 = V_{SS})^[1]

| rt ess for wri SA4 SA 1 1 | | | | | | | |
|------------------------------------|----------|--------|--------------|----------|----------|----------|---|
| SA4 SA | | | | | | | initialized; no display appears |
| | te | | | | | | during the acknowledge cycle SDA will be |
| 1 1 | 43 SA2 | SA1 | SA0 | R/W | Ack | | pulled-down by the PCF2119x |
| 1 I I I | 0 | 1 | 0 | 0 | 1 | _ | |
| trol byte f | or Funct | ion_se | t | | | | control byte sets RS for following data bytes |
| 0 0 | 0 | 0 | 0 | 0 | Ack | | |
| 0 0 | 0 | 0 | 0 | 0 | 1 | _ | |
| et | | | | | | | selects 1-line display and $V_{LCD} = V_0$; SCL |
| DB5 DE | 34 DB3 | DB2 | DB1 | DB0 | Ack | | pulse during acknowledge cycle starts execution of instruction |
| 1 X | 0 | 0 | 0 | 0 | 1 | | |
| · · · · · | | | | | | | turns on display and cursor; entire display |
| DB5 DE | 34 DB3 | DB2 | DB1 | DB0 | Ack | _ | shows character code 20h (blank in |
| 0 0 | 1 | 1 | 1 | 0 | 1 | | ASCII-like character sets) |
| e_set | | | | | | | sets mode to increment the address by 1 |
| DB5 DE | 34 DB3 | DB2 | DB1 | DB0 | Ack | _ | and to shift the cursor to the right at the time |
| 0 0 | 0 | 1 | 1 | 0 | 1 | _ | of write to the DDRAM or CGRAM; display is not shifted |
| rt | | | | | | _ | for writing data to DDRAM, RS must be set |
| | 4.0 | | | | | | to 1; therefore a control byte is needed |
| ess for wri | | 0.44 | C A O | R/W | Aali | | |
| SA4 SA | A3 SA2 | SA1 | SA0 0 | R/W 0 | Ack 1 | | |
| | | | 0 | 0 | I | | |
| trol byte for 0 | | | 0 | 0 | Ack | | |
| 0 0 | 0 | 0 | 0 | 0 | ACK | - | |
| to DDRA | Ŭ | U | U | 0 | I | | writes 'P'; the DDRAM has been selected at |
| DB5 DE | | DB2 | DB1 | DB0 | Ack | Р | power-on; the cursor is incremented by 1 |
| 0 1 | 0 0 | 0 | 0 | 0 | Аск 1 | F | and shifted to the right |
| to DDRA | | 0 | 0 | 0 | I | | writes 'H' |
| | | 090 | | DPO | Ack | рц | |
| | | _ | | | | FU_ | |
| 0 0 | | 0 | 0 | 0 | 1 | | |
| | : | | | | | PHILIP_ | writes 'ILIP' |
| + | | | | | | | |

LCD controllers/drivers

| Table 42. | Exa | ample | ot I ² C | -bus (| operat | tion; 1 | -line d | displa | y (usi | ng external r | eset, assuming pin SA0 = V _{SS})[1]continued |
|-----------|--------------------|----------------------|---------------------|---------|--------|---------|---------|---------------------|--------|-----------------|--|
| Step | l ² C-b | us by | te | | | | | | | Display | Operation |
| 16 | Write | _data | to DD | RAM | | | | | | | writes 'S' |
| | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Ack | PHILIPS_ | |
| | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | | |
| 17 | optio | nal l ² C | -bus S | STOP | | | | | | PHILIPS_ | |
| 18 | l ² C-b | us sta | rt | | | | | | | PHILIPS_ | |
| 19 | slave | addre | ess for | write | | | | | | | |
| | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | SA0 | R/W | Ack | PHILIPS_ | |
| | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | | |
| 20 | contr | ol byte |) | | | | | | | | |
| | CO | RS | 0 | 0 | 0 | 0 | 0 | 0 | Ack | PHILIPS_ | |
| | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | |
| 21 | Retu | rn_hor | ne | 1 | | | | | 1 | 1 | sets DDRAM address 0 in address counter |
| | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Ack | P HILIPS | (also returns shifted display to original position; DDRAM contents unchanged); this |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | | instruction does not update the data register |
| 22 | l ² C-b | us sta | rt | | | | | | | PHILIPS | |
| 23 | slave | addre | ess for | read | | | | | | | during the acknowledge cycle the content of |
| | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | SA0 | R/W | Ack | P HILIPS | the data register is loaded into the internal |
| | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | - | I ² C-bus interface to be shifted out; in the previous instruction neither a 'set address' |
| | | | | | | | | | | | nor a Read_data has been performed; |
| | | | | | | | | | | | therefore the content of the data register |
| | | | | | | | | | | | was unknown; bit R/\overline{W} has to be set to logic 1 while still in I ² C-write mode |
| 24 | contr | ol byte | e for re | ad | | | | | | | DDRAM content will be read from following |
| | СО | RS | 0 | 0 | 0 | 0 | 0 | 0 | Ack | PHILIPS | instructions |
| | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | | |
| 25 | Read | _data | : 8 × S | SCL + I | maste | r ackn | owledg | ge <mark>[2]</mark> | | | $8 \times SCL$; content loaded into interface |
| | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Ack | PHILIPS | during previous acknowledge cycle is |
| | Х | Х | Х | Х | Х | Х | Х | Х | 0 | | shifted out over SDA; MSB is DB7; during master acknowledge content of DDRAM |
| | | | | | | | | | | | address 01 is loaded into the I ² C-bus |
| | | | | | | | | | | | interface |
| 26 | Read | l_data | : 8 × S | SCL + I | maste | r ackn | owled | ge <mark>[2]</mark> | 1 | | $8 \times$ SCL; code of letter 'H' is read first; |
| | DB7 | DB6 | DB5 | DB4 | DB3 | | DB1 | | Ack | PHILIPS | during master acknowledge code of 'l' is loaded into the l ² C-bus interface |
| | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | |
| 27 | | | : 8 × S | | | | | - | | | no master acknowledge; after the content of |
| | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | | DB0 | Ack | PHILIPS | the I ² C-bus interface register is shifted out no internal action is performed; no new data |
| | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | | is loaded to the interface register, data |
| | | | | | | | | | | | register is not updated, address counter is not incremented and cursor is not shifted |
| 28 | l ² C-b | us ST | OP | | | | | | | PHILIPS | |
| | | | | | | | | | | · • • • • • | |

ming pip SAO = V(...)[1]- 4 12 C I diamler _ e 11...

[1] X = don't care.

[2] SDA is left at high-impedance by the microcontroller during the read acknowledge.

16.13 Initialization

| Table 43 | . Init | ializat | ion by | y instr | uctio | 1, <mark>8-</mark> bi | t inter | face | (<u>[1]</u>) | | |
|-----------------------|---------|----------|----------|---------|---------|-----------------------|---------|------|----------------|---------|---|
| Step | Instr | uctior | า | | | | | | | | Description |
| | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | |
| 1 | powe | er-on o | r unkn | iown s | tate | | | | | | |
| 2 | wait 2 | 2 ms | | | | | | | | | after internal reset has been applied |
| 3 | Func | tion_s | et | | | | | | | | interface is 8 bits long; BF cannot be checked before |
| | 0 | 0 | 0 | 0 | 1 | 1 | Х | Х | Х | Х | this instruction |
| 4 | wait 2 | 2 ms | | | | | | | | | |
| 5 | Func | tion_s | et | | | | | | | | interface is 8 bits long; BF cannot be checked before |
| | 0 | 0 | 0 | 0 | 1 | 1 | Х | Х | Х | Х | this instruction |
| 6 | wait | more t | han 40 |)μs | | | | | | | |
| 7 | Func | tion_s | et | | | | | | | | interface is 8 bits long; BF cannot be checked before |
| | 0 | 0 | 0 | 0 | 1 | 1 | Х | Х | Х | Х | this instruction |
| BF can b specified | | | | | • | | ions; \ | when | BF is ı | not che | ecked, the waiting time between instructions is the |
| 8 | Func | tion_s | et (inte | erface | is 8 bi | ts long | g) | | | | specify number of display lines |
| | 0 | 0 | 0 | 0 | 1 | 1 | 0 | М | 0 | Н | |
| 9 | Displ | ay_ctl | | | | | | | | | display off |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | |
| 10 | Clea | r_displ | lay | | | | | | | | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | |
| 11 | Entry | /_mod | e_set | 1 | | | | | | | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I_D | S | |
| 12 | initial | lizatior | ends | | | | | | | | |

[1] X = don't care.

| Step | Inst | ruction | 1 | | | | Description |
|------|-----------|----------------|----------|--------|---------|--------|--|
| | RS | R/W | DB7 | DB6 | DB5 | DB4 | - |
| 1 | pow | er-on o | r unkn | own s | tate | | |
| 2 | wait | 2 ms a | fter int | ternal | reset h | nas be | en applied |
| 3 | Fund | ction_s | et | | | | interface is 8 bits long; BF cannot be checked |
| | 0 | 0 | 0 | 0 | 1 | 1 | before this instruction |
| 4 | wait | 2 ms | 1 | | | | |
| 5 | Fund | ction_s | et | | | | interface is 8 bits long; BF cannot be checked |
| | 0 | 0 | 0 | 0 | 1 | 1 | before this instruction |
| 6 | wait | more t | han 40 |) µs | | | - |
| 7 | Fund | ction_s | et | | | | interface is 8 bits long; BF cannot be checked |
| | 0 | 0 | 0 | 0 | 1 | 1 | before this instruction |
| 8 | Fund 0 | 0 | et 0 | 0 | 1 | 0 | set interface to 4 bit long |
| 8 | | ction_s | | - | | | n time (see <u>Table 11</u>) |
| | 0 | 0 | 0 | 0 | 1 | 0 | set interface to 4 bit long interface is 8 bit long |
| 9 | Fund | ction_s | | | | | |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | set interface to 4 bits long |
| | 0 | 0 | 0 | M | 0 | н | specify number of display line |
| 10 | - | lay_ctl | 0 | IVI | 0 | 11 | specify number of display line |
| 10 | 0 | | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 1 | 0 | 0 | 0 | display off |
| 11 | | r_displ | | 0 | 5 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 1 | |
| 12 | - | y_mod | - | 0 | 5 | • | |
| 16 | | 0 | 0 | 0 | 0 | 0 | |
| | 0 | | | U U | С | | |
| | 0 | 0 | 0 | 1 | םו | S | |
| | 0 | 0 | 0 | 1 | I_D | S | |
| 13 | 0 | 0 Ilizatior | | : | I_D | S | |

 Table 44.
 Initialization by instruction, 4-bit interface; not applicable for I²C-bus operation

16.14 User defined characters and symbols

Up to 16 user defined characters may be stored in the CGRAM. The content of the CGRAM is lost during power-down, therefore the CGRAM has to be rewritten after every power-on.

| | | 0 | 0 | 1 | 1 | 0 |
|---------|---------------------------|-------|----|---|------|-------|
| | | 0 | 1 | 0 | 0 | 1 |
| | | 0 | 1 | 0 | 0 | 0 |
| | | 1 | 1 | 1 | 1 | 0 |
| | | 1 | 1 | 1 | 1 | 0 |
| | | 0 | 1 | 0 | 0 | 0 |
| | | 0 | 1 | 0 | 0 | 1 |
| | | 0 | 0 | 1 | 1 | 0 |
| | | | | | 013a | aa144 |
| Fig 48. | User defined euro currenc | y sig | jn | | | |

Below some source code is printed, which shows how a user defined character is defined - in this case the euro currency sign. The display used is a 2 lines by 16 characters display and the interface is the l^2C -bus:

```
// Write a user defined character into the CGRAM
startI2C();
// PCF2119 slave address for write, SAO is connected to Vdd
SendI2CAddress(0x70);
// MSB (Continuation bit Co) = 0, more than one byte may follow. Bit6, RS=0, next byte
// is command byte
i2c_write(0x00);
// 2 lines x 16, 1/18 duty, basic instruction set. Next byte will be another command.
i2c_write(0x24);
// Set CGRAM address to 0
i2c_write(0x40);
// Repeated Start condition
startI2C();
SendI2CAddress(0x70);
// RS=1, next byte is a data byte
i2c_write(0x40);
// Here the data bytes to define the character
// Behind the write commands the 5x8 dot matrix is shown, the 1 represents a on pixel.
// The Euro currency character can be recognized by the 0/1 pattern (see Figure 48)
i2c_write(0x06); // 00110
i2c_write(0x09); // 01001
i2c write(0x08); // 01000
i2c_write(0x1E); // 11110
i2c_write(0x1E); // 11110
i2c write(0x08); // 01000
i2c_write(0x09); // 01001
```

```
PCF2119x
```

```
i2c_write(0x06); // 00110
i2c_stop();
// Until here the definition of the character and writing it into the CGRAM. Now it
// still needs to be displayed. See below.
// PCF2119, setting of proper display modes
startI2C();
// PCF2119 slave address for write, SAO is connected to Vdd
SendI2CAddress(0x70);
// MSB (Continuation bit Co) = 0, more than one byte may follow. Bit6, RS=0, next byte
// is command byte
i2c_write(0x00);
// 2 lines x 16, 1/18 duty, extended instruction set. Next byte will be another
// command.
i2c_write(0x25);
// Set display configuration to right to left, column 80 to 1. Row data displ. top to
// bottom,1 to 16.
i2c write(0x06);
// Set to character mode, full display, icon blink disabled
i2c_write(0x08);
// Set voltage multiplier to 2
i2c_write(0x40);
// Set Vlcd and store in register VA
i2c_write(0xA0);
// Change from extended instruction set to basic instruction set
i2c write(0x24);
// Display control: set display on, cursor off, no blink
i2c write(0x0C);
// Entry mode set, increase DDRAM after access, no shift
i2c write(0x06);
// Return home, set DDRAM address 0 in address counter
i2c write(0x02);
// Clear entire display, set DDRAM address to 0 in address counter
i2c_write(0x01);
// Repeated Start condition because RS needs to be changed from 0 to 1
startI2C();
SendI2CAddress(0x70);
// RS=1, next byte is data
i2c_write(0x40);
// Write the character at address 0, which is the previously defined Euro currency
// character
i2c_write(0x00);
i2c_stop();
```

PCF2119X 5

LCD controllers/drivers

17. Bare die outline



Fig 49. Bare die outline of PCF2119x

| Symbol | Pin | Х | Y | Description |
|------------------|-----|------|-------|---|
| V _{DD1} | 1 | +745 | -274 | logic supply voltage 1 |
| V _{DD1} | 2 | +745 | -204 | |
| V _{DD1} | 3 | +745 | -134 | |
| V _{DD1} | 4 | +745 | -64 | |
| V _{DD1} | 5 | +745 | +6 | |
| V _{DD1} | 6 | +745 | +76 | |
| V _{DD2} | 7 | +745 | +146 | V_{LCD} generator supply voltage 2 |
| V _{DD2} | 8 | +745 | +216 | |
| V _{DD2} | 9 | +745 | +286 | |
| V _{DD2} | 10 | +745 | +356 | |
| V _{DD2} | 11 | +745 | +426 | |
| V _{DD2} | 12 | +745 | +496 | |
| V _{DD2} | 13 | +745 | +566 | |
| V _{DD2} | 14 | +745 | +636 | |
| V _{DD3} | 15 | +745 | +706 | |
| V _{DD3} | 16 | +745 | +776 | |
| V _{DD3} | 17 | +745 | +846 | |
| V _{DD3} | 18 | +745 | +916 | |
| E | 19 | +745 | +986 | data bus clock input |
| Г1 | 20 | +745 | +1196 | test pin 1 |
| Г2 | 21 | +745 | +1406 | test pin 2 |
| V _{SS1} | 22 | +745 | +1616 | ground 1 |
| V _{SS1} | 23 | +745 | +1686 | |
| / _{SS1} | 24 | +745 | +1756 | |
| V _{SS1} | 25 | +745 | +1826 | |
| V _{SS1} | 26 | +745 | +1896 | |
| V _{SS1} | 27 | +745 | +1966 | |
| V _{SS1} | 28 | +745 | +2036 | |
| V _{SS1} | 29 | +745 | +2106 | |
| V _{SS2} | 30 | +745 | +2176 | ground 2 |
| V _{SS2} | 31 | +745 | +2246 | |
| V _{SS2} | 32 | +745 | +2316 | |
| V _{SS2} | 33 | +745 | +2386 | |
| V _{SS2} | 34 | +745 | +2456 | |
| V _{SS2} | 35 | +745 | +2666 | |
| LCDSENSE | 36 | +745 | +2736 | input for voltage multiplier regulation |
| LCDOUT | 37 | +745 | +2806 | V _{LCD} output |
| LCDOUT | 38 | +745 | +2876 | |
| LCDOUT | 39 | +745 | +2946 | |
| LCDOUT | 40 | +745 | +3016 | |

Table 45. Pin location

| Symbol | Pin | Х | Y | Description |
|---------------------------|-----|------|-------|---|
| LCDOUT | 41 | +745 | +3086 | V _{LCD} output |
| LCDOUT | 42 | +745 | +3156 | |
| LCDOUT | 43 | +745 | +3226 | |
| / _{LCDIN} | 44 | +745 | +3296 | input for generation of LCD bias levels |
| / _{LCDIN} | 45 | +745 | +3366 | |
| LCDIN | 46 | +745 | +3436 | |
| / _{LCDIN} | 47 | +745 | +3506 | |
| / _{LCDIN} | 48 | +745 | +3576 | |
| | 49 | +745 | +3646 | |
| lummy (V _{SS1}) | 50 | -745 | +3576 | dummy |
| 8 | 51 | -745 | +3506 | LCD row driver output |
| R7 | 52 | -745 | +3436 | |
| ۲6 | 53 | -745 | +3366 | |
| 85 | 54 | -745 | +3296 | |
| 4 | 55 | -745 | +3226 | |
| 3 | 56 | -745 | +3156 | |
| R2 | 57 | -745 | +3086 | |
| 1 | 58 | -745 | +3016 | |
| 17 | 59 | -745 | +2946 | |
| 80 | 60 | -745 | +2876 | LCD column driver output |
| 79 | 61 | -745 | +2806 | |
| 78 | 62 | -745 | +2736 | |
| 277 | 63 | -745 | +2666 | |
| 76 | 64 | -745 | +2596 | |
| 75 | 65 | -745 | +2526 | |
| 74 | 66 | -745 | +2456 | |
| 73 | 67 | -745 | +2386 | |
| 72 | 68 | -745 | +2316 | |
| 71 | 69 | -745 | +2246 | |
| 70 | 70 | -745 | +2176 | |
| 69 | 71 | -745 | +2106 | |
| 68 | 72 | -745 | +2036 | |
| 67 | 73 | -745 | +1966 | |
| 66 | 74 | -745 | +1896 | |
| 65 | 75 | -745 | +1756 | |
| 64 | 76 | -745 | +1686 | |
| 63 | 77 | -745 | +1616 | |
| 62 | 78 | -745 | +1546 | |
| | | | | |

Product data sheet

PCF2119X_5

| ymbol | Pin | Х | Y | Description |
|-------|-----|------|-------|--------------------------|
| 59 | 81 | -745 | +1336 | LCD column driver output |
| 58 | 82 | -745 | +1266 | |
| 57 | 83 | -745 | +1196 | |
| 56 | 84 | -745 | +1126 | |
| 55 | 85 | -745 | +1056 | |
| 54 | 86 | -745 | +986 | |
| 53 | 87 | -745 | +916 | |
| 52 | 88 | -745 | +846 | |
| 51 | 89 | -745 | +776 | |
| 50 | 90 | -745 | +706 | |
| 49 | 91 | -745 | +636 | |
| 48 | 92 | -745 | +566 | |
| 47 | 93 | -745 | +496 | |
| 46 | 94 | -745 | +426 | |
| 45 | 95 | -745 | +356 | |
| ;44 | 96 | -745 | +286 | |
| 43 | 97 | -745 | +216 | |
| 42 | 98 | -745 | +146 | |
| :41 | 99 | -745 | +76 | |
| 17DUP | 100 | -745 | +6 | LCD row driver output |
| 40 | 101 | -745 | -64 | LCD column driver output |
| 39 | 102 | -745 | -134 | |
| 38 | 103 | -745 | -204 | |
| 37 | 104 | -745 | -274 | |
| 36 | 105 | -745 | -344 | |
| 35 | 106 | -745 | -414 | |
| 34 | 107 | -745 | -484 | |
| 33 | 108 | -745 | -554 | |
| 32 | 109 | -745 | -624 | |
| 31 | 110 | -745 | -694 | |
| 30 | 111 | -745 | -764 | |
| 29 | 112 | -745 | -834 | |
| 28 | 113 | -745 | -904 | |
| 27 | 114 | -745 | -974 | |
| 26 | 115 | -745 | -1044 | |
| 25 | 116 | -745 | -1114 | |
| 24 | 117 | -745 | -1184 | |
| 23 | 118 | -745 | -1254 | |
| 22 | 119 | -745 | -1324 | |
| | | | | |

| Symbol | Pin | Х | Y | Description | |
|---------------------------|-----|------|-------|---|--|
| C20 | 121 | -745 | -1464 | LCD column driver output | |
| C19 | 122 | -745 | -1534 | | |
| C18 | 123 | -745 | -1604 | | |
| C17 | 124 | -745 | -1674 | | |
| C16 | 125 | -745 | -1744 | | |
| C15 | 126 | -745 | -1884 | | |
| C14 | 127 | -745 | -1954 | | |
| C13 | 128 | -745 | -2024 | | |
| C12 | 129 | -745 | -2094 | | |
| C11 | 130 | -745 | -2164 | | |
| C10 | 131 | -745 | -2234 | | |
| C9 | 132 | -745 | -2304 | | |
| C8 | 133 | -745 | -2374 | | |
| C7 | 134 | -745 | -2444 | | |
| C6 | 135 | -745 | -2514 | | |
| C5 | 136 | -745 | -2584 | | |
| C4 | 137 | -745 | -2654 | | |
| C3 | 138 | -745 | -2724 | | |
| C2 | 139 | -745 | -2794 | | |
| C1 | 140 | -745 | -2864 | | |
| R18 | 141 | -745 | -2934 | LCD row driver output | |
| R9 | 142 | -745 | -3004 | | |
| R10 | 143 | -745 | -3074 | | |
| R11 | 144 | -745 | -3144 | | |
| R12 | 145 | -745 | -3214 | | |
| R13 | 146 | -745 | -3284 | | |
| R14 | 147 | -745 | -3354 | | |
| R15 | 148 | -745 | -3424 | | |
| R16 | 149 | -745 | -3494 | | |
| dummy (V _{SS1}) | 150 | -745 | -3704 | dummy | |
| SCL | 151 | +745 | -3704 | I ² C-bus serial clock input | |
| SCL | 152 | +745 | -3634 | | |
| Т3 | 153 | +745 | -3494 | test pin 3 | |
| POR | 154 | +745 | -3424 | external Power-On Reset (POR) input | |
| PD | 155 | +745 | -3214 | power-down mode select input | |
| SDA | 156 | +745 | -3004 | I ² C-bus serial data input/output | |
| SDA | 157 | +745 | -2934 | | |
| R/W | 158 | +745 | -2584 | read/write input | |
| RS | 159 | +745 | -2374 | register select input | |
| DB0 | 160 | +745 | -2164 | 8-bit bidirectional data bus; bit 0 | |

Table 45. Pin location ... continued

All X and Y coordinates are referenced to the center of the chip (dimensions in μ m).

| Symbol | Pin | Х | Y | Description |
|---------|-----|------|-------|-------------------------------------|
| DB1 | 161 | +745 | -1954 | 8-bit bidirectional data bus; bit 1 |
| DB2 | 162 | +745 | -1744 | 8-bit bidirectional data bus; bit 2 |
| DB3/SA0 | 163 | +745 | -1534 | 8-bit bidirectional data bus; bit 3 |
| DB4 | 164 | +745 | -1324 | 8-bit bidirectional data bus; bit 4 |
| DB5 | 165 | +745 | -1114 | 8-bit bidirectional data bus; bit 5 |
| DB6 | 166 | +745 | -904 | 8-bit bidirectional data bus; bit 6 |
| DB7 | 167 | +745 | -694 | 8-bit bidirectional data bus; bit 7 |
| OSC | 168 | +745 | -484 | oscillator or external clock input |

Table 46. Alignment mark location

All X and Y coordinates are referenced to the center of the chip (dimensions in μ m).

| Symbol | Pin | Х | Y | |
|--------|-----|------|-------|--|
| AM1 | - | +745 | -2689 | |
| AM2 | - | +745 | +2561 | |
| AM3 | - | -745 | +3681 | |
| AM4 | - | -745 | -3599 | |

18. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in *JESD625-A*, *IEC 61340-5* or equivalent standards.

LCD controllers/drivers

19. Packing information



Table 47.Tray dimensions

| Dimension | Description | Value |
|-----------|--------------------------|----------|
| Α | pocket pitch x direction | 10.16 mm |
| В | pocket pitch y direction | 4.45 mm |
| С | pocket width x direction | 7.74 mm |
| D | pocket width y direction | 1.91 mm |
| E | tray width x direction | 50.8 mm |
| F | tray width y direction | 50.8 mm |
| X | pockets in x direction | 4 |
| у | pockets in y direction | 10 |



20. Abbreviations

| Table 48. | Abbreviations |
|------------------|---|
| Acronym | Description |
| CGRAM | Character Generator RAM |
| CGROM | Character Generator ROM |
| CMOS | Complementary Metal Oxide Semiconductor |
| COG | Chip-On-Glass |
| DC | Direct Current |
| DDRAM | Display Data RAM |
| HBM | Human Body Model |
| l ² C | Inter-Integrated Circuit |
| IC | Integrated Circuit |
| ITO | Indium Tin Oxide |
| LCD | Liquid Crystal Display |
| LSB | Least Significant Bit |
| MM | Machine Model |
| MSB | Most Significant Bit |
| MSL | Moisture Sensitivity Level |
| MUX | Multiplexer |
| PCB | Printed-Circuit Board |
| POR | Power-On Reset |
| RAM | Random Access Memory |
| RMS | Root Mean Square |
| ROM | Read Only Memory |
| SCL | Serial Clock Line |
| SDA | Serial Data Line |

21. References

- [1] AN10170 Design guidelines for COG modules with NXP monochrome LCD drivers
- [2] AN10706 Handling bare die
- [3] IEC 60134 Rating systems for electronic tubes and valves and analogous semiconductor devices
- [4] IEC 61340-5 Protection of electronic devices from electrostatic phenomena
- [5] JESD22-A114 Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)
- [6] JESD22-A115 Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM)
- [7] JESD78 IC Latch-Up Test
- [8] JESD625-A Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices
- [9] SNW-SQ-623 NXP store and transport conditions
- [10] UM10204 I²C-bus specification and user manual

22. Revision history

| Table 49. Revision hist | ory | | | |
|-------------------------|---------------------------------|---|------------------|--------------|
| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| PCF2119X_5 | 20090813 | Product data sheet | - | PCF2119X_4 |
| Modifications: | of NXP Semi • Legal texts ha | this data sheet has been redes conductors. ave been adapted to the new co ta sheet has been reworked for | mpany name where | appropriate. |
| PCF2119X_4 | 20030130 | Product specification | - | PCF2119X_3 |
| PCF2119X_3 | 20020116 | Product specification | - | PCF2119X_2 |
| PCF2119X_2 | 19990302 | Product specification | - | PCF2119X_1 |
| PCF2119X_1 | 19971121 | Objective specification | - | - |

23. Legal information

23.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

23.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

23.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Bare die — All die are tested on compliance with their related technical specifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.

NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department.

23.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

24. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PCF2119X 5

LCD controllers/drivers

25. Contents

| 1 | General description 1 |
|--------------------|---|
| 2 | Features 1 |
| 3 | Applications 2 |
| 4 | Ordering information 2 |
| 5 | Marking |
| 6 | Block diagram 3 |
| 7 | Pinning information 4 |
| 7.1 | Pinning |
| 7.2 | Pin description 5 |
| 8 | Functional description7 |
| 8.1 | Oscillator and timing generator |
| 8.1.1 | Timing generator 7 |
| 8.1.2 | Internal clock |
| 8.1.3 | External clock 7 |
| 8.2 | Reset function and Power-On Reset (POR) 7 |
| 8.3 | Power-down mode |
| 8.4 | LCD supply voltage generator |
| 8.4.1 | Programming ranges |
| 8.5 | LCD bias voltage generator |
| 8.6 | LCD row and column drivers 10 |
| 9 | Display data RAM and ROM 14 |
| 9.1 | DDRAM 14 |
| 9.2 | CGROM 15 |
| 9.3 | CGRAM 22 |
| 9.4 | Cursor control circuit |
| 10 | Registers 24 |
| 10.1 | Data register 25 |
| 10.2 | Instruction register 25 |
| 10.2.1 | Basic instructions (bit H = 0 or 1) 27 |
| 10.2.1.1 | |
| 10.2.1.2 | — |
| 10.2.1.3 | — |
| 10.2.1.4 | |
| 10.2.2 10.2.2.1 | Standard instructions (bit H = 0) |
| 10.2.2.1 | |
| 10.2.2.2 | — |
| 10.2.2.3 | 3 |
| 10.2.2.4 | |
| 10.2.2.6 | |
| 10.2.2.7 | |
| 10.2.3 | Extended instructions (bit $H = 1$) |
| 10.2.3.1 | Screen_conf |
| 10.2.3.2 | |
| 10.2.3.3 | |
| 10.2.3.4 | |
| | |

| 10.2.3. | 5 HV_gen | 37 |
|----------------------|--|-----------|
| 10.2.3. | | 38 |
| 11 | Basic architecture | 39 |
| 11.1 | Parallel interface. | 39 |
| 11.2 | I ² C-bus interface | 41 |
| 11.2.1 | I ² C-bus protocol | 42 |
| 11.2.2 | I ² C-bus definitions | 42 |
| 12 | Internal circuitry | 45 |
| 13 | Limiting values | 46 |
| 14 | Static characteristics | 47 |
| 15 | Dynamic characteristics | 49 |
| 16 | Application information | 52 |
| 16.1 | General application information | 52 |
| 16.2 | Power supply connections for internal | |
| | V _{LCD} generation | 52 |
| 16.3 | Power supply connections for external | 50 |
| 16.4 | V _{LCD} generation | 53 53 |
| 16.4 | Information about V _{LCD} connections Reducing current consumption | ევ 53 |
| 16.6 | Charge pump characteristics | 53 54 |
| 16.7 | Interfaces | 56 |
| 16.8 | Connections with LCD modules | 57 |
| 16.9 | 4-bit operation, 1-line display using external | |
| | reset | 58 |
| 16.10 | 8-bit operation, 1-line display using external | |
| | reset | 58 |
| 16.11 | 8-bit operation, 2-line display | 61 |
| 16.12 | I ² C-bus operation, 1-line display | 62 |
| 16.13 16.14 | InitializationUser defined characters and symbols | 64 66 |
| 10.14 17 | | |
| | Bare die outline | 68 70 |
| 18 | Handling information | 73 |
| 19 | Packing information | 74 |
| 20 | Abbreviations | 76 |
| 21 | References | 77 |
| 22 | Revision history | 77 |
| 23 | Legal information | 78 |
| 23.1 | Data sheet status | 78 70 |
| 23.2 23.3 | Definitions Disclaimers | 78 78 |
| 23.3 23.4 | Trademarks | 78 |
| 20.4 24 | Contact information | 78 |
| 2 4 25 | Contents | 79 |
| 25 | Contents | 19 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 13 August 2009 Document identifier: PCF2119X_5

