# 2-Channel ESD Protection Array

#### **Product Description**

The PACDN004 is a diode array designed to provide two channels of ESD protection for electronic components or sub–systems. Each channel consists of a pair of diodes which steers the ESD current pulse either to the positive ( $V_P$ ) or negative ( $V_N$ ) supply. The PACDN004 will protect against ESD pulses up to ±15 kV Human Body Model, and ±8 kV contact discharge per International Standard IEC 61000–4–2.

This device has identical characteristics as the PACDN006 (6-channel array). They can be used together in order to provide a larger number of protected inputs if required. This device is particularly well-suited for a wide range of portable electronics (e.g. cellular phones, PDAs, notebook computers) because of its small package footprint, high ESD protection level and low loading capacitance. It is also suitable for protecting video output lines and I/O ports in computers and peripherals.

The PACDN004 is available with RoHS compliant lead-free finishing.

#### Features

- Two Channels of ESD Protection
- ±8 kV Contact, ±15 kV Air ESD Protection per Channel (IEC 61000–4–2 Standard)
- ±15 kV of ESD Protection per Channel (HBM)
- Low Loading Capacitance of 3 pF Typical
- Low Leakage Current is Ideal for Battery-Powered Devices
- Miniature 4–Pin SOT–143 Package
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### Applications

- Consumer Electronic Products
- Cellular Phones
- PDAs
- Notebook Computers
- Desktop PCs
- Digital Cameras and Camcorders
- VGA (Video) Port Protection for Desktop and Portable PCs



# **ON Semiconductor®**

www.onsemi.com



SOT-143 PACDN004SR CASE 527AF



SOT-143 SZPACDN004SR CASE 318A

#### SIMPLIFIED ELECTRICAL SCHEMATIC



### MARKING DIAGRAM



Device	Package	Shipping <sup>†</sup>				
PACDN004SR	SOT-143 (Pb-Free)	3000/Tape & Reel				
SZPACDN004SR	SOT-143 (Pb-Free)	3000/Tape & Reel				

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Semiconductor Components Industries, LLC, 2015 July, 2015 – Rev. 5

## TYPICAL APPLICATION CIRCUIT



\* Decoupling capacitor must be placed as close as possible to Pin4.

# Top View V<sub>N</sub> 1 4 V<sub>P</sub> CH1 2 3 CH2 SOT-143

# PACKAGE / PINOUT DIAGRAM

Table	1.	PIN	DESC	RIP	TIONS
-------	----	-----	------	-----	-------

PACDN004 (SOT-143)				
Pin Name Type Description		Description		
1	V <sub>N</sub>	GND	Negative Voltage Supply Rail or Ground Reference Rail	
2	CH1	I/O	ESD Channel 1	
3	CH2	I/O	ESD Channel 2	
4	V <sub>P</sub>	Supply	Positive Voltage Supply Rail	

#### **SPECIFICATIONS**

#### **Table 2. ABSOLUTE MAXIMUM RATINGS**

Parameter	Rating	Units	
Supply Voltage ( $V_P - V_N$ )	6.0	V	
Diode Forward DC Current (Note 1)	20	mA	
Operating Temperature Range	-40 to +85	°C	
Storage Temperature Range	-65 to +150	°C	
DC Voltage at any Channel Input	$(V_{N} - 0.5)$ to $(V_{P} + 0.5)$	V	
Package Power Rating	225	mW	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Only one diode conducting at a time.

#### **Table 3. STANDARD OPERATING CONDITIONS**

Parameter	Rating	Units
Operating Temperature Range	-40 to +85	°C
Operating Supply Voltage (V <sub>P</sub> – V <sub>N</sub> )	0 to 5.5	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IP	Supply Current	$(V_{P} - V_{N}) = 5.5 V$			10	μΑ
V <sub>F</sub>	Diode Forward Voltage	I <sub>F</sub> = 20 mA	0.65		0.95	V
I <sub>LEAK</sub>	Channel Leakage Current			±0.1	±1.0	μA
C <sub>IN</sub>	Channel Input Capacitance	@ 1 MHz, V <sub>P</sub> = 5 V, V <sub>N</sub> = 0 V, V <sub>IN</sub> = 2.5 V		3	5	pF
V <sub>ESD</sub>	ESD Protection Peak Discharge Voltage at any Channel Input, in System	(Note 2)				kV
	a) Human Body Model, MIL–STD–883, Method 3015	(Notes 2 and 3)	±15			
	b) Contact Discharge per IEC 61000–4–2 Standard	(Notes 2 and 4)	±8			
	c) Air Discharge per IEC 61000-4-2	(Notes 2 and 4)	±15			
V <sub>CL</sub>	Channel Clamp Voltage	@ 15 kV ESD HBM (Notes 2 and 3)				V
	Positive Transients Negative Transients				V <sub>P</sub> + 13.0 V <sub>N</sub> – 13.0	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. All parameters specified at  $T_A = 25^{\circ}$ C unless otherwise noted.  $V_P = 5 V$ ,  $V_N = 0 V$  unless noted. 2. From I/O pins to  $V_P$  or  $V_N$  only.  $V_P$  bypassed to  $V_N$  with a 0.22 µF ceramic capacitor (see Application Information for more details). 3. Human Body Model per MIL–STD–883, Method 3015,  $C_{\text{Discharge}} = 100 \text{ pF}$ ,  $R_{\text{Discharge}} = 1.5 \text{ k}\Omega$ ,  $V_P = 5.0 \text{ V}$ ,  $V_N$  grounded. 4. Standard IEC 61000–4–2 with  $C_{\text{Discharge}} = 150 \text{ pF}$ ,  $R_{\text{Discharge}} = 330 \Omega$ ,  $V_P = 5.0 \text{ V}$ ,  $V_N$  grounded.

#### PERFORMANCE INFORMATION

#### Input Capacitance vs. Input Voltage



Figure 1. Typical Variation of C<sub>IN</sub> vs. V<sub>IN</sub> (V<sub>P</sub> = 5 V, V<sub>N</sub> = 0 V, 0.1  $\mu$ F Chip Capacitor between V<sub>P</sub> and V<sub>N</sub>)

#### APPLICATION INFORMATION

#### **Design Considerations**

In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Refer to Application of Positive ESD Pulse between Input Channel and Ground, which illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to the power supply is represented by  $L_1$  and  $L_2$ . The voltage  $V_{CL}$  on the line being protected is:

$$V_{CL} = Fwd Voltage Drop of D_1 + V_{SUPPLY} + L_1 \times d(I_{ESD})/dt + L_2 \times d(I_{ESD})/dt$$

where IESD is the ESD current pulse, and VSUPPLY is the positive supply voltage.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000–4–2 standard results in a current pulse that rises from zero to 30 Amps in 1 ns. Here  $d(I_{ESD})/dt$  can be approximated by  $\Delta I_{ESD}/\Delta t$ , or 30/(1x10<sup>-9</sup>). So just 10 nH of series inductance (L<sub>1</sub> and L<sub>2</sub> combined) will lead to a 300 V increment in V<sub>CL</sub>!

Similarly for negative ESD pulses, parasitic series inductance from the  $V_N$  pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

Another consideration is the output impedance of the power supply for fast transient currents. Most power supplies exhibit a much higher output impedance to fast transient current spikes. In the V<sub>CL</sub> equation above, the V<sub>SUPPLY</sub> term, in reality, is given by (V<sub>DC</sub> + I<sub>ESD</sub> x R<sub>OUT</sub>), where V<sub>DC</sub> and R<sub>OUT</sub> are the nominal supply DC output voltage and effective output impedance of the power supply respectively. As an example, a R<sub>OUT</sub> of 1  $\Omega$  would result in a 10 V increment in V<sub>CL</sub> for a peak I<sub>ESD</sub> of 10 A.

If the inductances and resistance described above are close to zero, the rail–clamp ESD protection diodes will do a good job of protection. However, since this is not possible in practical situations, a bypass capacitor must be used to absorb the very high frequency ESD energy. So for any brand of rail–clamp ESD protection diodes, a bypass capacitor should be connected between the  $V_P$  pin of the diodes and the ground plane ( $V_N$  pin of the diodes) as shown in the Application Circuit diagram below. A value of 0.22  $\mu$ F is adequate for IEC–61000–4–2 level 4 contact discharge protection (±8 kV). Ceramic chip capacitors mounted with short printed circuit board traces are good choices for this application. Electrolytic capacitors should be avoided as they have poor high frequency characteristics. For extra protection, connect a zener diode in parallel with the bypass capacitor to mitigate

the effects of the parasitic series inductance inherent in the capacitor. The breakdown voltage of the zener diode should be slightly higher than the maximum supply voltage.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the  $V_P$  pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.

#### Additional Information

See also ON Semiconductor Application Notes AP209, "Design Considerations for ESD Protection" and AP219, "ESD Protection for USB 2.0 Systems".



Figure 2. Application of Positive ESD Pulse between Input Channel and Ground

### PACKAGE DIMENSIONS

SOT-143 CASE 318A-06 ISSUE U



#### RECOMMENDED SOLDERING FOOTPRINT



- NOTES:
  DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIM-UM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PRO-TRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, AND GATE BURRS SHALL NOT EXCEED 0.25 PER SIDE. DIMENSION ET DOES NOT INCLUDE INTERLEAD FLASH OR DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH AND PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE. 5. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H. 6. DATUMS A AND B ARE DETERMINED AT DATUM H.

	MILLIMETERS			
DIM	MIN MAX			
Α	0.80	1.12		
A1	0.01	0.15		
b	0.30	0.51		
b1	0.76	0.94		
C	0.08	0.20		
D	2.80	3.05		
Е	2.10	2.64		
E1	1.20 1.40			
е	1.92 BSC			
e1	0.20 BSC			
L	0.35	0.70		
L2	0.25 BSC			

#### PACKAGE DIMENSIONS

SOT-143, 4 Lead CASE 527AF ISSUE A



TOP VIEW

SYMBOL	MIN	NOM	MAX
А	0.80		1.22
A1	0.05		0.15
A2	0.75	0.90	1.07
b	0.30		0.50
b2	0.76		0.89
С	0.08		0.20
D	2.80	2.90	3.04
E	2.10		2.64
E1	1.20	1.30	1.40
е	1.92 BSC		
e1	0.20 BSC		
L	0.40	0.50	0.60
L1	0.54 REF		
L2		0.25	
θ	0°		8°



SIDE VIEW



#### Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC TO-253.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use per total sall claims in any and expenses and reasonable attorney fees arising out of the spin and personal injury or death agsociated with such unintended or unauthorized use persons, and reasonable attorney fees arising in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative