

Sample &

Buy



OPA626, OPA2626

SBOS690-JULY 2016

OPAx626 High-Speed, High-Precision, Low-Distortion 16-Bit and 18-Bit Analog-to-Digital Converter (ADC) Drivers

Technical

Documents

Features 1

- Excellent Dynamic Performance:
 - Low Distortion: -122 dBc for HD2 and -140 dBc for HD3 at 100 kHz
 - Gain Bandwidth (G = 100): 120 MHz
 - Slew Rate: 115 V/µs
 - 16-Bit Settling at 4-V Step: 280 ns
 - Low Voltage Noise: 2.5 nV/√Hz at 10 kHz
 - Low Output Impedance: 1 Ω at 1 MHz
- Excellent DC Precision:
 - Offset Voltage: ±100 µV (Maximum)
 - Offset Voltage Drift: ±3 µV/°C (Maximum)
 - Low Quiescent Current: 2 mA (Typical)
- Input Common-Mode Range Includes Negative Rail
- Rail-to-Rail Output
- Wide Temperature Range: Fully Specified from -40°C to +125°C

Applications 2

- Precision SAR ADC Drivers
- Precision Voltage Reference Buffers
- **Programmable Logic Controllers**
- **Test and Measurement Equipment**
- Scientific Instrumentation
- High Throughput Data Acquisition Systems
- High Density, Multiplexed Data Acquisition Systems



3 Description

Tools &

Software

The OPAx626 family of operational amplifiers are 16bit and 18-bit, high-precision, SAR ADC drivers with low total harmonic distortion (THD) and noise. This family of precision op amps is fully characterized and specified with a 16-bit settling time of 280 ns that enables a true 16-bit effective number of bits (ENOB). With a high DC precision of only 100 µV offset voltage, a wide gain-bandwidth product of 120 MHz, and a low wideband noise of 2.5 nV/VHz, this family optimized for driving high-throughput, highis resolution SAR ADCs in applications such as the ADS88xx family of SAR ADCs.

Support &

Community

....

The OPAx626 family is available in 5-pin SOT and 8-pin VSSOP packages and is specified for operation from -40°C to +125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
OPA626	SOT (5)	2.90 mm × 1.60 mm				
OPA2626	VSSOP (8)	3.00 mm × 3.00 mm				

(1) For all available packages, see the package option addendum at the end of the data sheet.



High Fidelity Topology





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

SAR ADC Driver



Table of Contents

1	Feat	tures	. 1
2	Арр	lications	. 1
3		cription	
4	Rev	ision History	. 2
5	Pin	Configuration and Functions	. 3
6	Spe	cifications	. 4
	6.1	Absolute Maximum Ratings	
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	5
	6.5	Electrical Characteristics: High-Supply	5
	6.6	Electrical Characteristics: Low-Supply	7
	6.7	Typical Characteristics	9
7	Para	ameter Measurement Information	18
	7.1	DC Parameter Measurements	18
	7.2	Transient Parameter Measurements	19
	7.3	AC Parameter Measurements	19
	7.4	Noise Parameter Measurements	20
8	Deta	ailed Description	21
	8.1	Overview	21

	8.2	Functional Block Diagram	21
	8.3	Feature Description	22
	8.4	Device Functional Modes	23
9	Арр	lication and Implementation	24
	9.1	Application Information	24
	9.2	Typical Applications	24
10	Pow	ver Supply Recommendations	29
11		out	
	11.1		
	11.2	Layout Example	30
12	Dev	ice and Documentation Support	31
	12.1	Device Support	31
	12.2	Documentation Support	31
	12.3	Related Links	31
	12.4	Receiving Notification of Documentation Updates	31
	12.5	Community Resources	31
	12.6	Trademarks	32
	12.7	Electrostatic Discharge Caution	32
	12.8	Glossary	32
13	Mec	hanical, Packaging, and Orderable	
	Info	mation	32

4 Revision History

DATE	REVISION	NOTES
July 2016	*	Initial release.



5 Pin Configuration and Functions



Pin Functions: OPA626

PIN		I/O	DESCRIPTION	
NAME	NO	1/0	DESCRIPTION	
+IN	3	I	Noninverting input	
-IN	4	I	Inverting input	
OUT	1	0	Output terminal	
V+	5	_	Positive supply voltage	
V–	2	—	Negative supply voltage	





Pin Functions: OPA2626

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	Noninverting input for channel A	
+IN A	3	I	Noninverting input for channel A	
–IN A	2	I	Inverting input for channel A	
+IN B	5	I	Noninverting input for channel B	
–IN B	6	I	Inverting input for channel B	
OUT A	1	0	Output terminal for channel A	
OUT B	7	0	Output terminal for channel B	
V+	8		Positive supply voltage	
V-	4	_	Negative supply voltage	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V _S	(V+) – (V–)		6	V
1 and 1 1 1 1 1 1 1 1 1 1	+IN	(V–) – 0.3	(V+) + 0.3	V
Input voltage ⁽²⁾	-IN	(V–) – 0.3	(V+) + 0.3	v
Output voltage	OUT	(V–)	(V+)	V
	+IN		10	
Sink current	-IN		10	mA
	OUT		150	
	+IN		10	
Source current	-IN		10	mA
	OUT		150	
	Operating junction	-40	150	
Temperature	Operating free-air temperature, T _A	-55	150	°C
	Storage, T _{stg}	-65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) For input voltages beyond the power-supply rails, voltage or current must be limited.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIM	NOM	MAX	UNIT
Vs	Supply input voltage, (V+) – (V	(-)	2.7	7	5.5	V
Vi	Input voltage	+IN	(V-)	(V+) – 1.15	V
٧I	Input voltage	-IN	(V-)	(V+) – 1.15	v
Vo	Output voltage		(V-)	(V+)	V
I _O	Output current		-120)	120	mA
T _A	Operating free-air temperature	•	-40)	125	°C
TJ	Operating junction temperature	e	-40)	125	°C

6.4 Thermal Information

		OPA626	OPA2626	
	THERMAL METRIC ⁽¹⁾	DBV (SOT)	DGK (VSSOP)	UNIT
		5 PINS	8 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	184.9	171.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	123.6	68.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.7	91.9	°C/W
ΨJT	Junction-to-top characterization parameter	22.1	9.4	°C/W
ΨJB	Junction-to-board characterization parameter	30.2	90.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

6.5 Electrical Characteristics: High-Supply

at $T_A = 25^{\circ}C$, V+ = 5 V, V- = 0 V, $V_{COM} = V_O = 2.5$ V, gain (G) = 1, $R_F = 1 \text{ k}\Omega$, $C_F = 2.7 \text{ pF}$, $C_{LOAD} = 20 \text{ pF}$, and $R_{LOAD} = 2 \text{ k}\Omega$ connected to 2.5 V (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS	MIN	TYP MAX	UNIT	
AC PER	FORMANCE						
	Unity gain frequency	$V_0 = 10 \text{ mV}_{PP}$			80	MHz	
φ _m	Phase margin				50	Degrees	
GBW	Gain-bandwidth product	G = 100, $V_O = 10 \text{ mV}_{PP}$		120		MHz	
SR	Slew rate	$V_0 = 1$ -V step, G = 1			45	\//uo	
SK	Siew late	$V_0 = 4$ -V step, G = 2			115	V/µs	
			Settling time to 0.1% (10-bit accuracy)		80		
t _{settle}	Settling time	V_{O} = 4-V step, G = 2	to 0.005% (14-bit accuracy)		110	ns	
			to 0.00153% (16-bit accuracy)		280		
	Overshoot	$V_0 = 4$ -V step, G = 2		2	2.5%		
	Undershoot	$V_0 = 4$ -V step, G = 2			3%		
	Second-order harmonic Distortion		f = 10 kHz		144		
HD2		$V_0 = 2 V_{PP}, G = 2$	f = 100 kHz		122	dBc	
	Diotoritori		f = 1 MHz		80		
			f = 10 kHz		155	dBc	
HD3	Third-order harmonic Distortion	$V_O = 2 V_{PP}, G = 2$	f = 100 kHz		140		
			f = 1 MHz		80		
	Second-order intermodulation distortion	$V_{O} = 2 V_{PP}, f = 1 MHz, 20$	00-kHz tone spacing		90	dBc	
	Third-order intermodulation distortion	$V_{O} = 2 V_{PP}, f = 1 MHz, 20$	00-kHz tone spacing		100	dBc	
V _N	Input poice voltage	f = 0.1 Hz to 10 Hz, peak	-to-peak		0.8	μV_{PP}	
۷N	Input noise voltage	f = 0.1 Hz to 10 Hz, rms			120	nV _{RMS}	
Vn	Input voltage noise	f = 1 kHz			3.2	nV/√ Hz	
۷n	density	f = 10 kHz			2.5	11 V/ 11 12	
	Input current noise	f = 1 kHz			6.6	pA/√ Hz	
l _n	density	f = 10 kHz			3.5		
t _{OR}	Overload recovery time	G = 5			50	ns	
Z _o	Open-loop output impedance	f = 1 MHz			1	Ω	
	Crosstalk	DC			150	dB	
	Orosolain	f = 1 MHz			127	uВ	
DC PER	FORMANCE						
Vaa	Input offset voltage	Input offset voltage			15 ±100	υV	
V _{OS}	input onset voltage	$T_A = -40^{\circ}C$ to $125^{\circ}C$			±300	μV	

Electrical Characteristics: High-Supply (continued)

at $T_A = 25^{\circ}C$, V+ = 5 V, V- = 0 V, $V_{COM} = V_O = 2.5$ V, gain (G) = 1, $R_F = 1 \text{ k}\Omega$, $C_F = 2.7 \text{ pF}$, $C_{LOAD} = 20 \text{ pF}$, and $R_{LOAD} = 2 \text{ k}\Omega$ connected to 2.5 V (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
-1) () -1		$T_A = -40^{\circ}C$ to $125^{\circ}C$			0.5	±3	µV/°C
dV _{OS} /dT	Input offset voltage drift	OPA2626 only, $T_A = -40^{\circ}C$ to	o 125°C		0.6	±4	
	Power-supply rejection	0714704117514		100			ip
PSRR	ratio	$2.7 V \leq (V+) \leq 5 V$	$T_A = -40^{\circ}C$ to 125°C	90	120		dB
					2	4	
I _B	Input bias current	$T_A = -40^{\circ}C$ to $125^{\circ}C$				5.7	μA
		OPA2626 only, $T_A = -40^{\circ}C$ to	o 125°C			6.5	
dl _B /dT	Input bias current drift	$T_A = -40^{\circ}C$ to $125^{\circ}C$			15		nA/°C
					20	120	
l _{os}	Input offset current	$T_A = -40^{\circ}C$ to $125^{\circ}C$				150	nA
		OPA2626 only, $T_A = -40^{\circ}C$ to	o 125°C			350	
dl _{OS} /dT	Input offset current drift	$T_A = -40^{\circ}C$ to $125^{\circ}C$			0.6		nA/°C
OPEN LO	OP GAIN	1					
		$(V-) + 0.2 V < V_0 < (V+) - 0.2 V_0 < $	2 V, R _{LOAD} = 600 Ω	110			
	Open-loop gain	$(V-) + 0.15 V < V_O < (V+) - 0.15 V$, $R_{LOAD} = 10 k\Omega$		114			
A _{OL}			$(V-) + 0.2 V < V_O < (V+) - 0.2 V,$ $R_{LOAD} = 600 \Omega$	106	128		dB
		$T_A = -40^{\circ}C$ to $125^{\circ}C$	$(V-) + 0.15 V < V_O < (V+) - 0.15 V,$ $R_{LOAD} = 10 k\Omega$	110	132		
INPUT VO	DLTAGE					·	
V _{CM}	Common-mode voltage range	$T_A = -40^{\circ}C$ to 125°C		(V–)		(V+) – 1.15	V
CMRR	Common-mode rejection	(V–) < V _{COM} < (V+) – 1.15 V		100	117		dB
CIVIKK	ratio	$(v-) < v_{COM} < (v+) - 1.15 v$	$T_A = -40$ °C to 125°C	90	115		uВ
INPUT IM	PEDANCE						
Z _{ID}	Differential input impedance				27 1.2		$K\Omega \parallel pF$
Z _{IC}	Common-mode input impedance				47 1.5		MΩ pF
OUTPUT		1					
		P 600 O			60	80	
	Output voltage swing to	$R_{LOAD} = 600 \Omega$	$T_A = -40^{\circ}C$ to $125^{\circ}C$			100	mV
	the rail	P 10 kO			20	35	111V
		$R_{LOAD} = 10 \ k\Omega$	$T_A = -40^{\circ}C$ to $125^{\circ}C$			40	
I _{sc}	Short-circuit current				130		mA
C _{LOAD}	Capacitive load drive			See Typic	al Character	ristics	
POWER S	SUPPLY						
	Quiescent current per	1 0 0			2	2.2	
Ι _Q	amplifier	$I_0 = 0 \text{ mA},$	$T_A = -40^{\circ}C$ to 125°C			3.1	mA

6.6 Electrical Characteristics: Low-Supply

at $T_A = 25^{\circ}$ C, V+ = 2.7 V, V- = 0 V, V_{COM} = V_O = 1.35 V, gain (G) = 1, R_F = 1 k Ω , C_F = 2.7 pF, C_{LOAD} = 20 pF, and R_{LOAD} = 1 k Ω connected to 1.35 V (unless otherwise noted)

	PARAMETER	R TEST CONDITIONS		MIN	TYP	MAX	UNIT	
AC PERF	ORMANCE			1				
	Unity gain frequency	$V_{O} = 10 \text{ mV}_{PP}$			76		MHz	
φm	Phase margin				50		Degrees	
GBW	Gain-bandwidth product	G = 100, V _O = 10 mV _{PP}		110			MHz	
SR	Slew rate	$V_0 = 1$ -V step, G = 2			45		V/µs	
			to 0.1%		80			
t _{settle}	Settling time	$V_0 = 1$ -V step, G = 2	to 0.01%	170			ns	
			to 0.000763% (17-bit accuracy)		250			
	Overshoot	V _O = 1-V step, G = 2			6%			
	Undershoot	$V_0 = 1$ -V step, G = 2			5%			
		(V+) = 3.3 V, (V−) = 0 V,	f = 10 kHz		136			
HD2	Second order harmonic Distortion	$V_{COM} = 1.1 V,$	f = 100 kHz		118		dBc	
	Distortion	$V_0 = 2 V_{PP}$	f = 1 MHz		80			
			f = 10 kHz		143			
			OPA2625 only, f = 10 kHz		143			
	Third order harmonic	(V+) = 3.3 V, (V-) = 0 V,	f = 100 kHz		130			
HD3	Distortion	$V_{COM} = 1.1 V,$ $V_{O} = 2 V_{PP}$	OPA2625 only, f = 100 kHz		125		dBc	
		V0 - 2 VPP	f = 1 MHz		85			
			OPA2625 only, f = 1 MHz		74			
	Second order inter- modulation distortion	(V+) = 3.3 V, (V–) = 0 V, V ₀ f = 1 MHz, 200-kHz tone sp			95		dBc	
	Third order inter- modulation distortion	(V+) = 3.3 V, (V–) = 0 V, V ₀ f = 1 MHz, 200-kHz tone sp			104		dBc	
		f = 0.1 Hz to 10 Hz peak to	peak		0.8		μV_{PP}	
V _N	Input noise voltage	f = 0.1 Hz to 10 Hz rms			120		nV _{RMS}	
V _n	Input voltage noise density	f = 10 kHz			2.5		nV/√Hz	
I _n	Input current noise density	f = 10 kHz			3.5		pA/√Hz	
t _{OR}	Overload recovery time	G = 5			35		ns	
Z _o	Open-loop output impedance	f = 1 MHz			1.3		Ω	
	Crosstalk	DC		150			dB	
	CIUSSIAIK	f = 1 MHz			127		uБ	
	ORMANCE							
V	Input offset voltage				15	±100		
V _{os}	mput onset voltage	$T_A = -40^{\circ}C$ to $125^{\circ}C$				±300	μV	
a\\	Innut offent welterer of 10	$T_A = -40^{\circ}C$ to $125^{\circ}C$			0.5	±3.1		
dV _{OS} /dT	Input offset voltage drift	OPA2626 only, $T_A = -40^{\circ}C$	to 125°C		0.6	±4	µV/°C	
					2	4		
I _B	Input bias current	$T_A = -40^{\circ}C$ to $125^{\circ}C$		5.7		μΑ		
		OPA2626 only, $T_A = -40^{\circ}C$			6.5	1		
dl _B /dT	Input bias current drift	$T_A = -40^{\circ}C$ to $125^{\circ}C$			15		nA/°C	
					20	120		
l _{os}	Input offset current	$T_A = -40^{\circ}C$ to 125°C				150	nA	
		OPA2626 only, $T_A = -40^{\circ}C$	to 125°			200		
dl _{os} /dT	Input offset current drift	$T_{A} = -40^{\circ}$ C to 125°C			80		pA/°C	
OPEN-LO	•	1		J				



Electrical Characteristics: Low-Supply (continued)

at $T_A = 25^{\circ}C$, V+ = 2.7 V, V- = 0 V, $V_{COM} = V_O = 1.35$ V, gain (G) = 1, $R_F = 1 \text{ k}\Omega$, $C_F = 2.7 \text{ pF}$, $C_{LOAD} = 20 \text{ pF}$, and $R_{LOAD} = 1 \text{ k}\Omega$ connected to 1.35 V (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT	
		$(V-) + 0.2 V < V_O < (V+) - 0.$ $R_{LOAD} = 600 \Omega$	2 V,	110				
•		$(V-) + 0.15 V < V_O < (V+) - 0$ $R_{LOAD} = 10 k\Omega$	0.15 V,	114			dB	
A _{OL}	Open-loop gain	T 10%0 to 105%0	$ (V-) + 0.2 V < V_O < (V+) - 0.2 V, \\ R_{LOAD} = 600 \Omega $	100	128		aв	
		$T_A = -40^{\circ}C$ to $125^{\circ}C$	$(V-) + 0.15 V < V_0 < (V+) - 0.15 V,$ $R_{LOAD} = 10 k\Omega$	104	132			
INPUT V	OLTAGE	·						
V _{CM}	Common-mode voltage range	$T_A = -40^{\circ}C$ to 125°C		(V–)		(V+) – 1.15	V	
CMRR	Common-mode rejection	(V–) < V _{COM} < (V+) – 1.15 V		100	117		dB	
CIVIER	ratio	$(v-) < v_{COM} < (v+) - 1.15 v$	$T_A = -40^{\circ}C$ to $125^{\circ}C$	90	115		uВ	
INPUT IN	IPEDANCE							
Z _{ID}	Differential input impedance				27 0.8		KΩ pF	
Z _{IC}	Common-mode input impedance				47 1.2		MΩ pF	
OUTPUT		•						
		D 600.0			60	80		
	Output voltage swing to	$R_{LOAD} = 600 \Omega$	$T_A = -40^{\circ}C$ to $125^{\circ}C$			100	mV	
	the rail	D 10 k0			20	35	mv	
		$R_{LOAD} = 10 \text{ k}\Omega$	$T_A = -40^{\circ}C$ to $125^{\circ}C$			40	ţ	
I _{SC}	Short-circuit current				80		mA	
C _{LOAD}	Capacitive load drive			See Typic	cal Character	ristics		
POWER	SUPPLY							
Ι _Q	Quiescent current per amplifier	$I_{O} = 0 \text{ mA}$	$T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$		2	2.1 2.8	mA	
			$I_A = -40^{\circ}$ C 10 125°C			∠.8		



6.7 Typical Characteristics

at $T_A = 25^{\circ}$ C, V+ = 5 V, V- = 0 V, V_{COM} = V_O = 2.5 V, gain (G) = 2, R_F = 1 k Ω , C_F= 2.7 pF, C_{LOAD}= 20 pF, and R_{LOAD} = 2 k Ω connected to 2.5 V (unless otherwise noted)



SBOS690-JULY 2016

www.ti.com

Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, V+ = 5 V, V- = 0 V, V_{COM} = V_O = 2.5 V, gain (G) = 2, R_F = 1 k Ω , C_F= 2.7 pF, C_{LOAD}= 20 pF, and R_{LOAD} = 2 k Ω connected to 2.5 V (unless otherwise noted)





Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, V+ = 5 V, V- = 0 V, V_{COM} = V_O = 2.5 V, gain (G) = 2, R_F = 1 k Ω , C_F= 2.7 pF, C_{LOAD}= 20 pF, and R_{LOAD} = 2 k Ω connected to 2.5 V (unless otherwise noted)



Copyright © 2016, Texas Instruments Incorporated



Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, V+ = 5 V, V- = 0 V, V_{COM} = V_O = 2.5 V, gain (G) = 2, R_F = 1 k Ω , C_F= 2.7 pF, C_{LOAD}= 20 pF, and R_{LOAD} = 2 k Ω connected to 2.5 V (unless otherwise noted)





Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, V+ = 5 V, V- = 0 V, V_{COM} = V_O = 2.5 V, gain (G) = 2, R_F = 1 k Ω , C_F= 2.7 pF, C_{LOAD}= 20 pF, and R_{LOAD} = 2 k Ω connected to 2.5 V (unless otherwise noted)



EXAS

STRUMENTS

www.ti.com

Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, V+ = 5 V, V- = 0 V, V_{COM} = V_O = 2.5 V, gain (G) = 2, R_F = 1 k Ω , C_F= 2.7 pF, C_{LOAD}= 20 pF, and R_{LOAD} = 2 k Ω connected to 2.5 V (unless otherwise noted)



Copyright © 2016, Texas Instruments Incorporated



Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, V+ = 5 V, V- = 0 V, V_{COM} = V_O = 2.5 V, gain (G) = 2, R_F = 1 k Ω , C_F= 2.7 pF, C_{LOAD}= 20 pF, and R_{LOAD} = 2 k Ω connected to 2.5 V (unless otherwise noted)





Typical Characteristics (continued)

at $T_A = 25^{\circ}C$, V + = 5 V, V - = 0 V, $V_{COM} = V_0 = 2.5 V$, gain (G) = 2, $R_F = 1 k\Omega$, $C_F = 2.7 pF$, $C_{LOAD} = 20 pF$, and $R_{LOAD} = 2 k\Omega$ connected to 2.5 V (unless otherwise noted)



www.ti.com

NSTRUMENTS

FEXAS

16



Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, V+ = 5 V, V- = 0 V, V_{COM} = V_O = 2.5 V, gain (G) = 2, R_F = 1 k Ω , C_F= 2.7 pF, C_{LOAD}= 20 pF, and R_{LOAD} = 2 k Ω connected to 2.5 V (unless otherwise noted)



7 Parameter Measurement Information

7.1 DC Parameter Measurements

The circuit shown in Figure 54 measures the dc input offset related parameters of the OPAx626 family. Input offset voltage, power supply rejection ratio, common-mode rejection ratio and open loop gain can be measured with this circuit. The basic test procedure requires setting the inputs (the power-supply voltage, V_S , and the common-mode voltage, V_{CM}), to the desired values. V_O is set to the desired value by adjusting the loop-drive voltage while measuring V_O . After all inputs are configured, measure the input offset at the V_X measurement point. Calculate the input offset voltage by dividing the measured result by 101. Changing the voltages on the various inputs changes the input offset voltage. The input parameters can be measured according to the relationships illustrated in Equation 1 through Equation 5.





$$V_{OS} = \frac{V_X}{101}$$

$$V_{OSDrift} = \frac{\Delta V_{OS}}{\Delta T \text{emperature}}$$

$$PSRR = \frac{\Delta V_{OS}}{\Delta V_{SUPPLY}}$$

$$CMRR = \frac{\Delta V_{OS}}{\Delta V_{CM}}$$

$$AOL = \frac{\Delta V_O}{\Delta V_{OS}}$$
(1)
(1)
(2)
(2)
(3)
(4)
(3)
(5)

www.ti.com



7.2 Transient Parameter Measurements

The circuit shown in Figure 55 measures the transient response of the OPAx626 family. Configure V+, V–, R_{ISO} , R_{LOAD} , and C_{LOAD} as desired. Monitor the input and output voltages on an oscilloscope or other signal analyzer. Use this circuit to measure large-signal and small-signal transient response, slew rate, overshoot, and capacitive-load stability.



Figure 55. Pulse-Response Measurement Circuit

7.3 AC Parameter Measurements

The circuit shown in Figure 56 measures the ac parameters of the OPAx626 family. Configure V+, V–, and C_{LOAD} as desired. The THS4271 family is used to buffer the input and output of the OPAx626 family to prevent loading by the gain phase analyzer. Monitor the input and output voltages on a gain phase analyzer. Use this circuit to measure the gain bandwidth product, and open-loop gain versus frequency versus capacitive load.



Figure 56. AC-Parameters Measurement Circuit

7.4 Noise Parameter Measurements

The circuit shown in Figure 57 measures the voltage noise of the OPAx626 family. Configure V+, V–, and C_{LOAD} as desired.



Figure 57. Voltage Noise Measurement Circuit

The circuit shown in Figure 58 measures the current noise of the OPAx626 family. Configure V+, V– and C_{LOAD} as desired.



Figure 58. Current Noise Measurement Circuit

The circuit shown in Figure 59 measures the 0.1-Hz to 10-Hz voltage noise of the OPAx626 family . Configure V+, V–, and C_{LOAD} as desired.



Figure 59. 0.1-Hz to 10-Hz Voltage-Noise Measurement Circuit



8 Detailed Description

8.1 Overview

The OPAx626 family **consists of** fast-settling, high slew rate, high-bandwidth, voltage-feedback operational amplifiers. Low offset and low offset drift combine with the superior dynamic performance and low output impedance, resulting in an amplifier suited for driving 16-bit SAR ADCs, and buffering precision voltage references in industrial applications. The OPAx626 family **consists of** low-noise input, slew boost, and rail-to-rail output stages.

8.2 Functional Block Diagram



TEXAS INSTRUMENTS

www.ti.com

8.3 Feature Description

8.3.1 SAR ADC Driver

The OPAx626 family is designed to drive precision (16-bit and 18-bit) SAR ADCs at sample rates up to 1 MSPS. The combination of low output impedance, low THD, low noise, and fast settling time make the OPAx626 family the ideal choice for driving both the SAR ADC inputs, as well as the reference input to the ADC. Internal slew boost circuitry increases the slew rate as a function of the input signal magnitude, resulting in settling from a 4-V step input to 16-bit levels within 280 ns. Low output impedance (1 Ω at 1 MHz) ensures capacitive load stability with minimal overshoot.

8.3.2 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly. A good understanding of this basic ESD circuitry and how the ESD circuitry relates to an electrical overstress event is helpful. (See Figure 60 for an illustration of the ESD circuits contained in the OPAx626 family). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



Copyright © 2016, Texas Instruments Incorporated

Figure 60. Simplified ESD Circuit



8.4 Device Functional Modes

The OPAx626 family has a single functional mode and is operational when the power supply voltage, V_S , is between 2.7 V (±1.35 V) and 5.5 V (±2.75 V).

8.4.1 High-Drive Mode

The OPAx626 family has 120-MHz gain bandwidth, 2.5-nV/ \sqrt{Hz} input-referred noise, and consumes 2 mA of quiescent current. Additionally, the OPAx626 family has an offset voltage of 100 μ V (maximum) and offset voltage drift of 1 μ V/°C (typical). This combination of high precision, high speed, and low noise makes this device suitable for use as an input driver for high-precision, high-throughput SAR ADCs such as the ADS88xx family of SAR ADCs, as shown in Figure 61.

Texas Instruments

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The OPAx626 family consists of precision, high-speed, voltage-feedback operational amplifiers. Fast settling to 16-bit levels, low THD, and low noise make the OPAx626 family suitable for driving SAR ADC inputs and buffering precision voltage references. With a wide power-supply voltage range from 2.7 V to 5.5 V, and operating from -40° C to $+125^{\circ}$ C, the OPAx626 family is suitable for a variety of high-speed, industrial applications. The following sections show application information for the OPAx626 family. For simplicity, power-supply decoupling capacitors are not shown in these diagrams.

9.2 Typical Applications

9.2.1 Single-Supply, 16-Bit, 1-MSPS SAR ADC Driver



Figure 61. Single-Supply, 16-Bit, 1-MSPS SAR ADC Driver

9.2.1.1 Design Requirements

An SAR ADC, such as the ADS8860 device, uses sampling capacitors on the data converter input. During the signal acquisition phase, these sampling capacitors are connected to the ADC analog input terminals, AINP and AINN, through a set of switches. After the acquisition period has elapsed, the internal sampling capacitors are disconnected from the input terminals and connected to the ADC input through a second set of switches, during this period the ADC is performing the analog-to-digital conversion. Figure 62 illustrates this architecture.



Typical Applications (continued)



Figure 62. Simplified SAR ADC Input

The SAR ADC inputs and sampling capacitors must be driven by the OPA626 device to 16-bit levels within the acquisition time of the ADC. For the example illustrated in Figure 61, the OPA626 device is used to drive the ADS8860 device at a sample rate of 1 MSPS.

9.2.1.2 Detailed Design Procedure

The circuit illustrated in Figure 61 consists of the SAR ADC driver, a low-pass filter and the SAR ADC. The SAR ADC driver circuit consists of an OPA626 device configured in an inverting gain of 1. The filter consists of R_{FLT} and C_{FLT} , connected between the OPA626 output and the ADS8860 input. Selecting the proper values for each of these passive components is critical to obtain the best performance from the ADC. Capacitor C_{FLT} serves as a charge reservoir, providing the necessary charge to the ADC sampling capacitors. The dynamic load presented by the ADC creates a glitch on the filter capacitor, C_{FLT} . To minimize the magnitude of this glitch, choose a value for C_{FLT} large enough to maintain a glitch amplitude of less than 100 mV. Maintaining such a low glitch amplitude at the amplifier output makes sure that the amplifier remains in the linear operating region, and results in a minimum settling time. Using Equation 6, a 10-nF capacitor is selected for C_{FLT} .

$$C_{FLT} \ge 15 \times C_{SH}$$

Connecting a 10-nF capacitor directly to the OPA626 output degrades the OPA626 phase margin and results in stability and settling-time problems. To properly drive the 10-nF capacitor, use a series resistor (R_{FLT}) to isolate the capacitor, C_{FLT} , from the OPA626 device. R_{FLT} must be sized based upon several constraints. To determination a suitable value for R_{FLT} , consider the impact upon the THD due to the voltage divider effect from R_{FLT} reacting with the switch resistance (R_{SW}) of the ADC input circuit, as well as the impact of the output impedance upon amplifier stability. In this example, 4.7- Ω resistors are selected. In this design example, Figure 13 can be used to estimate a suitable value for R_{ISO} . R_{ISO} represents the total resistance in series with C_{FLT} , and in this example is equivalent to 2 x R_{FLT} .



For step-by-step design procedure, circuit schematics, bill of materials, printed circuit board (PCB) files, simulation results, and test results, refer to TI Precision Design, TIDU014, "Power-optimized 16-bit 1MSPS Data Acquisition Block for Lowest Distortion and Noise Reference Design".

OPA626, OPA2626

SBOS690 - JULY 2016

www.ti.com

9.2.1.3 Application Curves

Figure 63 illustrates the performance of the circuit shown in Figure 61.



4096-point FFT at 1 MSPS, f_{IN} = 10 kHz , V_{IN} = 1.5 V_{RMS}

Figure 63. ADC Output FFT for Figure 61



9.2.2 Single-Supply, 16-Bit, 1-MSPS, Multiplexed, SAR ADC Driver

In order to operate a high-resolution, 16-bit ADC at its maximum throughput, the full-scale voltage step must settle to better than 16-bit accuracy at the ADC inputs within the minimum specified acquisition time (t_{ACQ}). This settling imposes very stringent requirements on the driver amplifier in terms of large-signal bandwidth, slew rate, and settling time. Figure 64 illustrates a typical multiplexed ADC driver application using the OPA626 device.



Figure 64. Single-Supply, 16-Bit, 1-MSPS, Multiplexed, SAR ADC Driver

9.2.2.1 Design Requirements

To optimize this circuit for performance, this design does not allow any large signal input transients at the driver circuit inputs for a small quiet-time period (t_{QT}) towards the end of the previous conversion. The input step voltage can appear anytime from the beginning of conversion (CONVST rising edge) until the elapse of a half cycle time $(0.5 \times t_{CYC})$. This timing constraint on the input step allows a minimum settling time of $(t_{QT} + t_{ACQ})$ for the ADC input to settle within the required accuracy, in the worst-case scenario. This provides more time for the output of the amplifer to slew and settle within the required accuracy before the next conversion starts. Figure 65 illustrates this timing sequence.



Figure 65. Timing Diagram for Input Signals

SBOS690-JULY 2016



An ADC input driver circuit consists of two parts: a driving amplifier and a fly-wheel RC filter. The amplifier is used for signal conditioning of the input voltage and the low output impedance provides a buffer between the signal source and the ADC input. The RC filter helps attenuate the sampling charge-injection from the switched-capacitor input stage of the ADC and acts as an anti-aliasing filter to band-limit the wideband noise contributed by the front-end circuit. The design of the ADC input driver involves optimizing the bandwidth of the circuit, driven by the following requirements:

- The R_{FLT}C_{FLT} filter bandwidth must be low to band-limit the noise fed into the input of the ADC thereby increasing the signal-to-noise ratio (SNR) of the system.
- The overall system bandwidth must be large enough to accommodate optimal settling of the input signal at the ADC input before the conversion starts.

 C_{FLT} is chosen based upon Equation 7. C_{FLT} is chosen to be 1 nF.

$$C_{FLT} \ge 15 \times C_{SH}$$

(7)

STRUMENTS

www.ti.com

Connecting a 1-nF capacitor directly to the output of the OPA626 device would degrade the OPA626 phase margin and result in stability and settling time problems. To properly drive the 1-nF capacitor, a series resistor, R_{FLT} , is used to isolate the capacitor, C_{FLT} , from the OPA626 device. R_{FLT} must be sized based upon several constraints. To determination a suitable value for R_{FLT} , the system designer must consider the impact upon the THD due to the voltage divider effect from R_{FLT} reacting with the switch resistance, R_{SW} , of the ADC input circuit as well as the impact of the output impedance upon amplifier stability. In this example 12.4- Ω resistors are selected. In this design example, Figure 12 can be used to estimate a suitable value for R_{ISO} . R_{ISO} represents the total resistance in series with C_{FLT} , which in this example is equivalent to 2 x R_{FLT} .



For step-by-step design procedure, circuit schematics, bill of materials, printed circuit board (PCB) files, simulation results, and test results, refer to TI Precision Design, TIDU012, "Power-optimized 16-bit 1MSPS Data Acquisition Block for Lowest Distortion and Noise Reference Design".

9.2.2.3 Application Curves

Figure 66 illustrates the performance of the circuit shown in Figure 64.





10 Power Supply Recommendations

The OPAx626 family is specified for operation from 2.7 V to 5.5 V (\pm 1.35 V to \pm 2.75 V); many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section. Place bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

CAUTION

Supply voltages larger than 6 V can cause permanent damage to the device. See to the section.

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Use bypass capacitors to reduce the noise coupled from the power supply. Connect low ESR, ceramic, bypass capacitors between the power supply pins (V+ and V–) and the ground plane. Place the bypass capacitors as close to the device as possible with the 100-nF capacitor closest to the device, as indicated in Figure 68. For single-supply applications, bypass capacitors on the V– pin are not required.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds paying attention to the flow of the ground current. (For more details, refer to *Circuit Board
 Layout Techniques*.)
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
 possible. If it is not possible to keep them separate, it is better to cross the sensitive trace perpendicular as
 opposed to in parallel with the noisy trace.
- Minimize parasitic coupling between +IN and OUT for best ac performance.
- Place the external components as close to the device as possible. As shown in Figure 68, keeping RF, CF, and RG close to the inverting input will minimize parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, bake the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



11.2 Layout Example



Figure 68. PCB Layout Example



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 TINA-TI[™] (Free Software Download)

TINA[™] is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

12.1.1.2 TI Precision Designs

TI Precision Designs are available online at http://www.ti.com/ww/en/analog/precision-designs/. TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits.

12.2 Documentation Support

12.2.1 Related Documentation

16-Bit, 1MSPS Multiplexed Data Acquisition Reference Design Guide

Power-optimized 16-bit 1MSPS Data Acquisition Block for Lowest Distortion and Noise Reference Design

Circuit Board Layout Techniques

12.3 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
OPA626	Click here	Click here	Click here	Click here	Click here					
OPA2626	Click here	Click here	Click here	Click here	Click here					

Table 1. Related Links

12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

TEXAS INSTRUMENTS

www.ti.com

12.6 Trademarks

E2E is a trademark of Texas Instruments. TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc. TINA is a trademark of DesignSoft, Inc. All other trademarks are the property of their respective owners.

12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



9-Aug-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA2626IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	16R6	Samples
OPA2626IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	16R6	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

9-Aug-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2626IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2626IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

4-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2626IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2626IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated