# **Power MOSFET**

# 40 V, 2.5 m $\Omega$ , 130 A, Single N-Channel

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5C442NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	V
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	130	Α
Current R <sub>0JC</sub> (Notes 1, 3)		T <sub>C</sub> = 100°C	1	95	
Power Dissipation		$T_C = 25^{\circ}C$	P <sub>D</sub>	83	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		42	
Continuous Drain			I <sub>D</sub>	28	Α
Current R <sub>0JA</sub> (Notes 1, 2, 3)	Steady	T <sub>A</sub> = 100°C		20	
Power Dissipation	State $T_A = 25^{\circ}C$		P <sub>D</sub>	3.7	W
R <sub>θJA</sub> (Notes 1 & 2)		T <sub>A</sub> = 100°C		1.8	
Pulsed Drain Current	$T_A = 25^{\circ}C$ , $t_p = 10 \mu s$		I <sub>DM</sub>	900	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			I <sub>S</sub>	81	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 10 A)			E <sub>AS</sub>	265	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	1.8	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	41	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



## ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	2.5 mΩ @ 10 V	420.4
	$3.7~\text{m}\Omega$ @ $4.5~\text{V}$	130 A



**N-CHANNEL MOSFET** 



MARKING DIAGRAM

D
S
S
XXXXXX
AYWZZ
G
D

XXXXXX = 5C442L

(NVMFS5C442NL) or

442LWF

(NVMFS5C442NLWF)

A = Assembly Location Y = Year W = Work Week

ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS					•	•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				24.8		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	T <sub>J</sub> = 25 °C			10	
		V <sub>DS</sub> = 40 V	T <sub>J</sub> = 125°C			250	μΑ
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20	V, T <sub>J</sub> = 125°C			20	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	<sub>S</sub> = 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	1.2		2.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.4		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 50 A		2.0	2.5	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 50 A		2.9	3.7	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub>	) = 50 A		116		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C <sub>ISS</sub>				3100		pF
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MH	z, V <sub>DS</sub> = 25 V		1100		
Reverse Transfer Capacitance	C <sub>RSS</sub>				37		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 32 V; I <sub>D</sub> = 50 A			23		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V; I <sub>D</sub> = 50 A			50		1
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V}; I_D = 50 \text{ A}$			5.0		nC
Gate-to-Source Charge	Q <sub>GS</sub>				9.8		]
Gate-to-Drain Charge	$Q_{GD}$				6.7		
Plateau Voltage	V <sub>GP</sub>				3.1		V
SWITCHING CHARACTERISTICS (Note 5	5)						
Turn-On Delay Time	t <sub>d(ON)</sub>				12		
Rise Time	t <sub>r</sub>	$V_{GS} = 4.5 \text{ V}, V_{D}$	s = 32 V,		72		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS} = 4.5 \text{ V}, V_{D}$ $I_{D} = 50 \text{ A}, R_{G}$	= 1.0 Ω		28		
Fall Time	t <sub>f</sub>				8.4		1
DRAIN-SOURCE DIODE CHARACTERIS	STICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.85	1.2	
		I <sub>S</sub> = 50 A	T <sub>J</sub> = 125°C		0.73		V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 50 \text{ A}$			46		
Charge Time	t <sub>a</sub>				23		ns
Discharge Time	t <sub>b</sub>				23		
Reverse Recovery Charge	$Q_{RR}$				40		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with **Temperature** 





Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL CHARACTERISTICS



100 T<sub>J(initial)</sub> = 25°C T<sub>J(initial)</sub> = 100°C T<sub>J(initial)</sub> = 100°C T<sub>J(initial)</sub> = 100°C

 $\begin{array}{c} T_{C} = 25^{\circ}C \\ V_{GS} \leq 10 \text{ V} \\ \hline \\ 100 \\ \hline \\ R_{DS(on)} \text{ Limit} \\ \hline \\ Thermal \text{ Limit} \\ \hline \\ 0.1 \\ \hline \\ 1 \\ \hline \\ 0.1 \\ \hline$ 

Figure 11. Safe Operating Area

Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche





Figure 13. Thermal Characteristics

## **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS5C442NLT1G	5C442L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C442NLWFT1G	442LWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS5C442NLT3G	5C442L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5C442NLWFT3G	442LWF	DFN5 (Pb-Free, Wettable Flanks)	5000 / Tape & Reel
NVMFS5C442NLAFT1G	5C442L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C442NLWFAFT1G	442LWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



#### NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION D1 AND E1 DO NOT INCLUDE
- DIMENSION D1 AND E1 DO NOT INCLUD MOLD FLASH PROTRUSIONS OR GATE BURRS.

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
E	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
е	1.27 BSC			
G	0.51	0.575	0.71	
K	1.20	1.35	1.50	
L	0.51	0.575	0.71	
L1	0.125 REF			
M	3.00	3.40	3.80	
θ	0 °		12 °	

#### STYLE 1:

PIN 1. SOURCE

- 2. SOURCE
- B. SOURCE 4. GATE
- 4. GATE 5. DRAIN



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and ho

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative