# **Small Signal MOSFET**

30 V/-20 V, +0.25/-0.88 A, Complementary, SC-88

#### **Features**

- Leading 20 V Trench for Low R<sub>DS(on)</sub> Performance
- ESD Protected Gate
- SC-88 Package for Small Footprint (2 x 2 mm)
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

- DC-DC Conversion
- Load/Power Management
- Load Switch
- Cell Phones, MP3s, Digital Cameras, PDAs

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Par	Symbol	Value	Unit		
Drain-to-Source Volt	N-Ch	V <sub>DSS</sub>	30	V	
		P-Ch		-20	
Gate-to-Source Volta	age	N-Ch	V <sub>GS</sub>	±20	V
		P-Ch		±12	
N-Channel Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	0.25	Α
Current (Note 1)	State	T <sub>A</sub> = 85°C		0.18	
P-Channel Continuous Drain	Steady	T <sub>A</sub> = 25°C	1	-0.88	
Current (Note 1)	State	T <sub>A</sub> = 85°C		-0.63	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.27	W
Pulsed Drain Cur- N-Ch		to 10	I <sub>DM</sub>	0.5	Α
rent	P-Ch	tp = 10 μs		-3.0	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C
Source Current (Body	N-Ch	I <sub>S</sub>	0.25	Α	
	P-Ch		-0.48		
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	460	°C/W	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).




#### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Typ	I <sub>D</sub> Max		
N-Ch	1.0 Ω @ 4.5 V	0.25 A		
30 V	1.5 Ω @ 2.5 V	0.23 A		
P-Ch	215 mΩ @ –4.5 V	-0.88 A		
–20 V	345 mΩ @ –2.5 V	-0.00 A		






# MARKING DIAGRAM & PIN ASSIGNMENT



SC-88 (SOT-363) CASE 419B STYLE 26



XXX = Specific Device Code

M = Date Code ■ Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS (Note 3)	•				ā.		•	-
Drain-to-Source	V <sub>(BR)DSS</sub>	N		$I_D = 250  \mu A$	30			V
Breakdown Voltage	(BR)B00	Р	$V_{GS} = 0 V$	$I_D = -250 \mu\text{A}$	-20			-
Drain-to-Source Breakdown	V <sub>(BR)DSS</sub> /	N		1.D 200 km :		33		mV/
Voltage Temperature Coefficient	TJ	Р	1			-9.0		°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	N	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 30 V			0.0	1.0	μA
	-555	Р	$V_{GS} = 0 \text{ V}, V_{DS} = -16 \text{ V}$	$T_J = 25^{\circ}C$			1.0	• "
		N	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 30 V			0.5		-
		P	$V_{GS} = 0 \text{ V}, V_{DS} = -16 \text{ V}$	$T_{J} = 125^{\circ}C$		0.5		-
Gate-to-Source Leakage Current	I <sub>GSS</sub>	N	$V_{DS} = 0 \text{ V, } V_{GS} = 0 \text{ V}$	10 V		0.0	1.0	μA
	-000	Р	$V_{DS} = 0 \text{ V}, V_{GS} = -$				1.0	• "
ON CHARACTERISTICS (Note 2)			D3 - 7 G3		1			
Gate Threshold Voltage	V <sub>GS(TH)</sub>	N		I <sub>D</sub> = 100 μA	0.8	1.2	1.5	V
Cate Impendia Foliage	1 03(111)	P	$V_{GS} = V_{DS}$	$I_D = -250 \mu\text{A}$	-0.45			1
Negative Gate Threshold	V <sub>GS(TH)</sub> /	N		.D _00 km.t	00	3.2		mV/
Temperature Coefficient	$T_{I}$	P	1			-2.7		°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	N	$V_{GS} = 4.5 \text{ V}, I_{D} = 10$	0 mA		1.0	1.5	Ω
	D9(0II)	P	$V_{GS} = -4.5 \text{ V}, I_D = -4.5 \text{ V}$		<del>                                     </del>	0.215	0.260	1 -
		N	$V_{GS} = 2.5 \text{ V}, I_D = 10$			1.5	2.5	-
		P	$V_{GS} = -2.5 \text{ V}, I_D = -1.5 \text{ V}$			0.345	0.500	-
Forward Transconductance	9FS	N	$V_{DS} = 3.0 \text{ V}, I_D = 10$			0.08	0.000	S
Torrara Transconductance	955	P	$V_{DS} = -10 \text{ V}, I_D = -0$			3.0		ł
CHARGES, CAPACITANCES AND	GATE RESIS	<u> </u>		5.00 / (		0.0		
Input Capacitance	C <sub>ISS</sub>	N	<u> </u>	\/ <b>-</b> 5 0 \/	ī	20	33	l nE
input Capacitance	CISS	P	-	$V_{DS} = 5.0 \text{ V}$ $V_{DS} = -20 \text{ V}$		155	225	pF
Output Capacitance	C	N	-	$V_{DS} = -20 \text{ V}$ $V_{DS} = 5.0 \text{ V}$		19	32	4
Output Capacitance	C <sub>OSS</sub>	P	$f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	$V_{DS} = 3.0 \text{ V}$ $V_{DS} = -20 \text{ V}$		25	40	4
Reverse Transfer Capacitance	C	N	-	$V_{DS} = -20 \text{ V}$ $V_{DS} = 5.0 \text{ V}$		7.25	12	4
Reverse Transfer Capacitance	C <sub>RSS</sub>	P	-					4
Total Cata Charge			V 50VV 24V	V <sub>DS</sub> = -20 V		18	30	~_
Total Gate Charge	$Q_{G(TOT)}$	N P	$V_{GS} = 5.0 \text{ V}, V_{DS} = 24 \text{ V}, I_{D} = 0.1 \text{ A}$ $V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}, I_{D} = -0.88 \text{ A}$			0.9 2.2	1.5	nC
Threshold Gate Charge							3.5	4
Threshold Gate Charge	Q <sub>G(TH)</sub>	N P	$V_{GS} = 5.0 \text{ V}, V_{DS} = 24 \text{ V},$			0.2		4
Gate-to-Source Charge	0	N	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$			_		4
Gate-to-Source Charge	$Q_{GS}$		$V_{GS} = 5.0 \text{ V}, V_{DS} = 24 \text{ V},$			0.3		4
Cata to Prain Charge	0	Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$			0.5		4
Gate-to-Drain Charge	$Q_{GD}$	N P	$V_{GS} = 5.0 \text{ V}, V_{DS} = 24 \text{ V},$ $V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$			0.2 0.65		4
OMITOURING OLIADA OTERIOTIOS	NI-1- 0\	Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$	I <sub>D</sub> = -0.88 A		0.65		<u> </u>
SWITCHING CHARACTERISTICS (	,	N.	<del>i</del>			1 45		
Turn-On Delay Time	t <sub>d(ON)</sub>	N	$V_{GS} = 4.5 \text{ V}, V_{DD} = 5.0 \text{ V},$			15		ns
Rise Time	t <sub>r</sub>	4				66		4
Turn-Off Delay Time	t <sub>d(OFF)</sub>	ļ	$I_D = 250 \text{ mA}, R_G =$	20 73		56		-
Fall Time	t <sub>f</sub>	_				78		-
Turn-On Delay Time	t <sub>d(ON)</sub>	Р				5.8		-
Rise Time	t <sub>r</sub>	ļ	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$ $I_{D} = -0.5 \text{ A}, R_{G} = 20 \Omega$			6.5		-
Turn-Off Delay Time	t <sub>d(OFF)</sub>	ļ				13.5		-
Fall Time	t <sub>f</sub>	<u> </u>			<u> </u>	3.5	<u> </u>	<u> </u>
DRAIN-SOURCE DIODE CHARAC			_		•		•	1
Forward Diode Voltage	$V_{SD}$	N	$V_{GS} = 0 \text{ V}, T_{J} = 25^{\circ}\text{C}$	$I_S = 10 \text{ mA}$		0.65	0.7	V
		Р	1 00 1 1, 10 20 0	$I_S = -0.48 \text{ A}$		-0.8	-1.2	1
		N	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C	$I_S = 10 \text{ mA}$		0.45		
		Р		$I_S = -0.48 \text{ A}$		-0.66		
Reverse Recovery Time	t <sub>RR</sub>	N	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 8.0 \text{ A/}\mu\text{s}$	$I_S = 10 \text{ mA}$		12.4		ns
	Ĩ	Р	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A}/\mu\text{s}$	$I_S = -0.48 \text{ mA}$	I	10.6	1	1

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


## TYPICAL N-CHANNEL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)



0.2 V<sub>DS</sub> = 5 V 0.15 V<sub>DS</sub> = 5 V T<sub>J</sub> = 125°C T<sub>J</sub> = -55°C 1 1.25 1.5 1.75 2 2.25 2.5 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On–Resistance vs. Drain Current and Temperature

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

# TYPICAL N-CHANNEL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current

## TYPICAL P-CHANNEL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance vs. Drain Current and Temperature




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

# TYPICAL P-CHANNEL PERFORMANCE CURVES (T $_J$ = 25°C unless otherwise noted)



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total
Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current

#### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>	
NTJD4158CT1G	TCD			
NTJD4158CT2G TCD		SC-88 (Pb-Free)	3000 / Tape & Reel	
NVJD4158CT1G*	VCD	, , ,		


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

#### PACKAGE DIMENSIONS

#### SC-88/SC70-6/SOT-363

CASE 419B-02 **ISSUE Y** 





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H.
  DATUMS A AND B ARE DETERMINED AT DATUM H.
  DIMENSIONS b AND C APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.


- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α			1.10			0.043	
A1	0.00		0.10	0.000		0.004	
A2	0.70	0.90	1.00	0.027	0.035	0.039	
b	0.15	0.20	0.25	0.006	0.008	0.010	
С	0.08	0.15	0.22	0.003	0.006	0.009	
D	1.80	2.00	2.20	0.070	0.078	0.086	
Е	2.00	2.10	2.20	0.078	0.082	0.086	
E1	1.15	1.25	1.35	0.045	0.049	0.053	
е	(	0.65 BSC			0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018	
L2	0.15 BSC			0.006 BSC			
aaa	0.15			0.006			
bbb	0.30			0.012			
ccc	0.10			0.004			
ddd		0.10		0.004			

# STYLE 26: PIN 1. SOURCE 1

- 2. GATE 1 3 DRAIN 2
- 4. SOURCE 2
- 5. GATE 2
- 6. DRAIN 1

RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative