# **N-Channel Power MOSFET** 100 V, 19 A, 74 m $\Omega$

#### **Features**

- Low R<sub>DS(on)</sub>
- High Current Capability
- 100% Avalanche Tested
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	100	V
Gate-to-Source Voltage	ge – Conti	nuous	V <sub>GS</sub>	±20	V
Continuous Drain Current			I <sub>D</sub>	19	Α
Current	State	T <sub>C</sub> = 100°C		13	
Power Dissipation	Steady T <sub>C</sub> = 25°C		P <sub>D</sub>	71	W
Pulsed Drain Current	t <sub>p</sub>	= 10 μs	I <sub>DM</sub>	70	Α
Operating and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	–55 to +175	°C
Source Current (Body Diode)			I <sub>S</sub>	19	Α
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 50 Vdc, $V_{GS}$ = 10 Vdc, $I_{L(pk)}$ = 18.2 A, L = 0.3 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	50	mJ
Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Seconds			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain) - Steady State	$R_{\theta JC}$	2.1	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	47	


<sup>1.</sup> Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [2 oz] including traces).



#### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
100 V	74 mΩ @ 10 V	19 A	






**DPAK** CASE 369AA STYLE 2



**CASE 369D** STYLE 2

#### **MARKING DIAGRAM** & PIN ASSIGNMENTS



= Assembly Location\*

= Year WW = Work Week 6416ANL = Device Code = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

<sup>\*</sup> The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS			•			•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				120		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$			1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =	±20 V			±100	nA
ON CHARACTERISTICS (Note 2)			L				
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 2$	250 μΑ	1.0		2.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>		·		5.4		mV/°C
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> =	= 10 A		70	80	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> =	: 10 A		62	74	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> =	: 19 A		68	74	1
Forward Transconductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 10 A			18		S
CHARGES, CAPACITANCES AND GA	TE RESISTAN	ICE					
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V			700	1000	pF
Output Capacitance	C <sub>OSS</sub>				110		1
Reverse Transfer Capacitance	C <sub>RSS</sub>				50		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 80 V, I <sub>D</sub> = 19 A			25	40	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.7		
Gate-to-Source Charge	$Q_{GS}$				2.4		
Gate-to-Drain Charge	$Q_{GD}$				9.6		
Plateau Voltage	V <sub>GP</sub>				3.2		V
Gate Resistance	R <sub>G</sub>				2.4		Ω
SWITCHING CHARACTERISTICS (No	te 3)	-	<del>.</del>		<u>-</u>	-	
Turn-On Delay Time	t <sub>d(on)</sub>				7.0		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>DD</sub>	= 80 V,		16		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 19 \text{ A}, R_G =$	6.1 Ω		35		
Fall Time	t <sub>f</sub>				40		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V, } I_{S} = 19 \text{ A}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 125^{\circ}\text{C}$			0.9	1.2	V
					0.72		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 19 \text{ A}$			50		ns
Charge Time	T <sub>a</sub>				38		
Discharge Time	T <sub>b</sub>				14		
Reverse Recovery Charge	Q <sub>RR</sub>				112		nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**


ID, DRAIN CURRENT (A)



 $V_{DS} \ge 10 \text{ V}$   $V_{DS}$ 

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Region versus Gate-To-Source Voltage

Figure 4. On–Region versus Drain Current and Gate–To–Source Voltage



**Temperature** 





Figure 6. Drian-to-Source Leakage Current versus Voltage

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Response (NTD6416ANL DPAK PCB Cu Area 720 mm<sup>2</sup> PCB Cu thk 2 oz)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD6416ANLT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD6416ANL-1G	IPAK (Pb-Free)	75 Units / Rail
NVD6416ANLT4G*	DPAK (Pb-Free)	2500 / Tape & Reel
NVD6416ANLT4G-VF01*	DPAK (Pb-Free)	2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

<sup>\*</sup>NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.


#### PACKAGE DIMENSIONS

### **DPAK (SINGLE GUAGE)**

CASE 369AA **ISSUE B** 



#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: INCHES.

  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.

  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD ELABLE DECEMBER
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL
- NOT EXCEED 0.006 INCHES PER SIDE.

  5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108 REF		2.74 REF		
L2	0.020 BSC		0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
7	0.155		3 93		


#### STYLE 2:


- PIN 1. GATE 2. DRAIN

  - 3. SOURCE 4. DRAIN

#### PACKAGE DIMENSIONS

#### IPAK CASE 369D ISSUE C





#### NOTES:

- DIMENSIONING AND TOLERANCING PER
  ANSI Y14 5M 1982
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Ζ	0.155		3.93	

#### STYLE 2:

- PIN 1. GATE
  - DRAIN
     SOURCE
  - 1. DRAIN

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnif

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative