2-Bit 100 Mb/s Configurable Dual-Supply Level Translator

The NLSX3012 is a 2-bit configurable dual-supply bidirectional level translator without a direction control pin. The I/O V_{CC}- and I/O V_L-ports are designed to track two different power supply rails, V_{CC} and V_L respectively. The V_{CC} supply rail is configurable from 1.3 V to 4.5 V while the V_L supply rail is configurable from 0.9 V to (V_{CC} – 0.4) V. This allows lower voltage logic signals on the V_L side to be translated into higher voltage logic signals on the V_{CC} side, and vice-versa. Both I/O ports are auto-sensing; thus, no direction pin is required.

The Output Enable (EN) input, when Low, disables both I/O ports by putting them in 3-state. This significantly reduces the supply currents from both V_{CC} and V_L . The EN signal is designed to track V_L .

Features

- Wide High–Side V_{CC} Operating Range: 1.3 V to 4.5 V Wide Low–Side V_L Operating Range: 0.9 V to (V_{CC} – 0.4) V
- High–Speed with 140 Mb/s Guaranteed Date Rate for $V_L > 1.8 V$
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Powerup Sequencing
- Small packaging: UDFN8, SO-8, Micro8
- These are Pb–Free Devices

Typical Applications

- Mobile Phones, PDAs, Other Portable Devices
- PC and Laptops



ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|---------------------|-----------------------|
| NLSX3012MUTAG | UDFN8 (Pb-Free) | 3000/Tape & Reel |
| NLSX3012DR2G | SO-8 (Pb-Free) | 2500/Tape & Reel |
| NLSX3012DMR2G | Micro8 (Pb-Free) | 4000/Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

LOGIC DIAGRAM



PIN ASSIGNMENTS



PIN ASSIGNMENT

| Pins | Description |
|-----------------------|---|
| V _{CC} | V _{CC} Input Voltage |
| VL | V _L Input Voltage |
| GND | Ground |
| EN | Output Enable |
| I/O V _{CC} n | I/O Port, Referenced to V _{CC} |
| I/O V _L n | I/O Port, Referenced to VL |

FUNCTION TABLE

| EN | Operating Mode |
|----|---------------------|
| L | Hi–Z |
| Н | I/O Buses Connected |

MAXIMUM RATINGS

| Symbol | Parameter | Value | Condition | Unit |
|---------------------|---|---------------------------------|----------------------|------|
| V _{CC} | V _{CC} Supply Voltage | -0.5 to +5.5 | | V |
| VL | V _L Supply Voltage | -0.5 to +5.5 | | V |
| I/O V _{CC} | V _{CC} -Referenced DC Input/Output Voltage | –0.5 to (V _{CC} + 0.3) | | V |
| I/O V _L | V _L -Referenced DC Input/Output Voltage | –0.5 to (V _L + 0.3) | | V |
| V_{EN} | Enable Control Pin DC Input Voltage | -0.5 to +5.5 | | V |
| I _{IK} | Input Diode Clamp Current | -50 | V _I < GND | mA |
| I _{OK} | Output Diode Clamp Current | -50 | V _O < GND | mA |
| I _{CC} | DC Supply Current Through V _{CC} | ±100 | | mA |
| ۱L | DC Supply Current Through VL | ±100 | | mA |
| I _{GND} | DC Ground Current Through Ground Pin | ±100 | | mA |
| T _{STG} | Storage Temperature | -65 to +150 | | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|---------------------|---|---|------------|-----------------------|----|
| V _{CC} | V _{CC} Supply Voltage | | 1.3 | 4.5 | V |
| VL | V _L Supply Voltage | | 0.9 | V _{CC} – 0.4 | V |
| V_{EN} | Enable Control Pin Voltage | | GND | 4.5 | V |
| V _{IO} | Bus Input/Output Voltage | I/O V _{CC} I/O V _L | GND GND | 4.5 4.5 | V |
| T _A | Operating Temperature Range | | -40 | +85 | °C |
| $\Delta I/\Delta V$ | Input Transition Rise or Rate V _I , V _{IO} from 30% to 70% of V _{CC} ; V _{CC} = 3.3 V \pm 0.3 V | | 0 | 10 | ns |





Figure 2. Simplified Functional Diagram (1 I/O Line) (EN = 1)

DC ELECTRICAL CHARACTERISTICS

| | | | | | -4 | 0°C to +85 | 5°C | |
|------------------|--|--|---------------------------------|----------------------------------|--------------------------|------------------------|--------------------------|------|
| Symbol | Parameter | Test Conditions (Note 1) | V _{CC} (V) (Note 2) | V _L (V) (Note 3) | Min | Typ (Note 4) | Max | Unit |
| V _{IHC} | I/O V _{CC} Input HIGH Voltage | | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | 0.8 * V _{CC} | - | - | V |
| V _{ILC} | I/O V _{CC} Input LOW Voltage | | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | - | - | 0.2 * V _{CC} | V |
| V _{IHL} | I/O V _L Input HIGH Voltage | | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | 0.8 * V _L | - | - | V |
| V _{ILL} | I/O V _L Input LOW Voltage | | 1.3 to 4.5 | 0.9 to (V _{CC} – 0.4) | _ | - | 0.2 * V _L | V |
| V _{IH} | Control Pin Input HIGH Voltage | T _A = +25°C | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | 0.8 * V _L | - | - | V |
| V _{IL} | Control Pin Input LOW Voltage | $T_A = +25^{\circ}C$ | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | - | - | 0.2 * V _L | V |
| V _{OHC} | I/O V _{CC} Output HIGH Voltage | I/O V _{CC} Source Current = 20 μA | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | 0.8 * V _{CC} | - | - | V |
| V _{OLC} | I/O V _{CC} Output LOW Voltage | I/O V _{CC} Sink Current = 20 μ A | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | _ | - | 0.2 * V _{CC} | V |
| V _{OHL} | I/O V _L Output HIGH Voltage | I/O V _L Source Current = 20 μ A | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | 0.8 * V _L | - | - | V |
| V _{OLL} | I/O V _L Output LOW Voltage | I/O V _L Sink Current = 20 μ A | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | - | - | 0.2 * V _L | V |

Normal test conditions are V_{EN} = 0 V, C_{IOVCC} = 15 pF and C_{IOVL} = 15 pF, unless otherwise specified.
 V_{CC} is the supply voltage associated with the high voltage port, and V_{CC} ranges from +1.3 V to 4.5 V under normal operating conditions.
 V_L is the supply voltage associated with the low voltage port. V_L must be less than or equal to (V_{CC} - 0.4) V during normal operation. However, during startup and shutdown conditions, V_L can be greater than (V_{CC} - 0.4) V.
 Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

POWER CONSUMPTION

| | | Test Conditions | V _{CC} (V) | V ₁ (V) | -40 |)°C to +8 | 5°C | |
|---------------------|---|--|---------------------|----------------------------------|-----|-----------|------|------|
| Symbol | Parameter | (Note 5) | (Note 6) | (Note 7) | Min | Тур | Max | Unit |
| I _{Q-VCC} | Supply Current from V_{CC} | $ \begin{array}{l} EN=V_{L;} \text{ I/O } V_{CCn}=0 \text{ V, I/O } V_{Ln}=0 \text{ V,} \\ I/O V_{CCn}=V_{CC} \text{ or I/O } V_{Ln}=V_{L} \text{ and } I_{o}=0 \end{array} $ | 1.3 to 3.6 | 0.9 to (V _{CC} - 0.4) | - | - | 1.0 | μΑ |
| I _{Q-VL} | Supply Current from V_L | $ \begin{array}{l} EN=V_{L;} \text{ I/O } V_{CCn}=0 \text{ V, I/O } V_{Ln}=0 \text{ V,} \\ I/O V_{CCn}=V_{CC} \text{ or I/O } V_{Ln}=V_{L} \text{ and } I_{o}=0 \end{array} $ | 1.3 to 3.6 | 0.9 to $(V_{CC} - 0.4)$ | - | - | 1.0 | μΑ |
| | | $ \begin{array}{l} EN=V_L, \ I/O\ V_{CCn}=0\ V, \ I/O\ V_{Ln}=0\ V, \\ I/O\ V_{CCn}=V_{CC}\ or\ I/O\ V_{Ln}=(V_{CC}-0.2\ V) \ and\ I_0=0 \end{array} $ | | < (V _{CC} – 0.2) | - | - | 2.0 | |
| I _{TS-VCC} | V _{CC} Tristate Output Mode Supply Current | EN = 0 V | 1.3 to 3.6 | 0.9 to (V _{CC} $-$ 0.4) | - | - | 1.0 | μΑ |
| I _{TS-VL} | V _L Tristate Output Mode Supply | EN = 0 V | 1.3 to 3.6 | 0.9 to (V _{CC} $-$ 0.4) | - | _ | 0.2 | μA |
| | Current | EN = 0 V | | V _{CC} – 0.2 | - | - | 2.0 | |
| I _{OZ} | I/O Tristate Output | EN = 0 V | 1.3 to 3.6 | 0.9 to (V _{CC} $-$ 0.4) | - | - | 0.15 | μA |
| | Mode Leakage Current | EN = 0 V | | V _{CC} – 0.2 | - | - | 2.0 | |
| I _{EN} | Output Enable Pin Input Current | - | 1.3 to 3.6 | 0.9 to $(V_{CC} - 0.4)$ | l | - | 1.0 | μΑ |

Normal test conditions are V_{EN} = 0 V, C_{IOVCC} = 15 pF and C_{IOVL} = 15 pF, unless otherwise specified.
 V_{CC} is the supply voltage associated with the high voltage port, and V_{CC} ranges from +1.3 V to 4.5 V under normal operating conditions.
 V_L is the supply voltage associated with the low voltage port. V_L must be less than or equal to (V_{CC} - 0.4) V during normal operation. However, during startup and shutdown conditions, V_L can be greater than (V_{CC} - 0.4) V.
 Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

TIMING CHARACTERISTICS

| | | | | | -4 | 40°C to +85° | °C | |
|------------------------|---|--|----------------------------------|---------------------------------------|-----|------------------|-----|------|
| Symbol | Parameter | Test Conditions (Note 9) | V _{CC} (V) (Note 10) | V_L (V) (Note 11) | Min | Typ (Note 12) | Max | Unit |
| t _{R-VCC} | I/O V _{CC} Rise Time (Output = I/O_V _{CC}) | C _{IOVCC} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} – 0.4) | | 0.7 | 2.4 | ns |
| t _{F-VCC} | I/O V _{CC} Falltime (Output = I/O_V _{CC}) | C _{IOVCC} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} – 0.4) | | 0.5 | 1.0 | ns |
| t _{R-VL} | I/O V _L Risetime (Output = I/O_V _L) | C _{IOVL} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} – 0.4) | | 1.0 | 3.8 | ns |
| t _{F-VL} | I/O V _L Falltime (Output = I/O_V _L) | C _{IOVL} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} - 0.4) | | 0.6 | 1.2 | ns |
| Z _{O-VCC} | I/O V _{CC} One-Shot Output Impedance | | 1.3 to 4.5 | 0.9 to (V _{CC} – 0.4) | | 30 | | Ω |
| Z_{O-VL} | I/O V _L One-Shot Output Impedance | | 1.3 to 4.5 | 0.9 to (V _{CC} – 0.4) | | 30 | | Ω |
| tpD_VL-VCC | Propagation Delay (Output = I/O_V _{CC} , t _{PHL} , t _{PLH}) | C _{IOVCC} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} - 0.4) | | 4.5 | 12 | ns |
| tpD_VCC-VL | Propagation Delay (Output = I/O_VL, t _{PHL} , t _{PLH}) | C _{IOVL} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} – 0.4) | | 3.0 | 7.2 | ns |
| t _{SK VL-VCC} | Channel-to-Channel Skew (Output = I/O_V _{CC}) | C _{IOVCC} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} – 0.4) | | 0.2 | 0.3 | nS |
| ^t sk_vcc-vl | Channel-to-Channel Skew (Output = I/O_V _L) | C _{IOVCC} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | | 0.2 | 0.3 | nS |
| MDR | Maximum Data Rate | (Output = I/O_V _{CC} , $C_{IOVCC} = 15 \text{ pF}$) | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | 110 | | | Mb/s |
| | | $(Output = I/O_V_L, C_{IOVL} = 15 \text{ pF})$ | > 2.2 | > 1.8 | 140 | | | 1 |

9. Normal test conditions are V_{EN} = 0 V, C_{IOVCC} = 15 pF and C_{IOVL} = 15 pF, unless otherwise specified.
10. V_{CC} is the supply voltage associated with the high voltage port, and V_{CC} ranges from +1.3 V to 4.5 V under normal operating conditions.
11. V_L is the supply voltage associated with the low voltage port. V_L must be less than or equal to (V_{CC} - 0.4) V during normal operation. However, during startup and shutdown conditions, V_L can be greater than (V_{CC} - 0.4) V.
12. Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

| | | | | | _4 | 10°C to +85° | °C | |
|----------------------|--|------------------------------|----------------------------------|---------------------------------------|-----|------------------|-----|------|
| Symbol | Parameter | Test Conditions (Note 13) | V _{CC} (V) (Note 14) | V_L (V) (Note 15) | Min | Typ (Note 16) | Max | Unit |
| t _{EN-VCC} | Turn-On Enable Time (Output = I/O_V_{CC} , t_{pZH}) | C _{IOVCC} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | | 150 | 200 | ns |
| | Turn-On Enable Time (Output = I/O_V _{CC} , t _{pZL}) | C _{IOVL} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} - 0.4) | | 130 | 180 | ns |
| t _{EN-VL} | Turn-On Enable Time (Output = I/O_V _L , t _{pZH}) | C _{IOVCC} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | | 95 | 225 | ns |
| | Turn-On Enable Time (Output = I/O_V _L , t _{pZL}) | C _{IOVL} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | | 75 | 100 | ns |
| t _{DIS-VCC} | Turn-Off Disable Time (Output = I/O_V _{CC} , t _{pHZ}) | C _{IOVCC} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | | 175 | 250 | ns |
| | Propagation Delay (Output = I/O_V _{CC} , t _{PLZ}) | C _{IOVL} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} $-$ 0.4) | | 140 | 160 | ns |
| t _{DIS-VL} | Turn-Off Disable Time (Output = I/O_V_L , t_{pHZ}) | C _{IOVCC} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} - 0.4) | | 180 | 275 | ns |
| | Propagation Delay (Output = I/O_V_L , t_{PLZ}) | C _{IOVL} = 15 pF | 1.3 to 4.5 | 0.9 to (V _{CC} - 0.4) | | 160 | 220 | ns |

13. Normal test conditions are $V_{EN} = 0$ V, $C_{IOVCC} = 15$ pF and $C_{IOVL} = 15$ pF, unless otherwise specified. 14. V_{CC} is the supply voltage associated with the high voltage port, and V_{CC} ranges from +1.3 V to 4.5 V under normal operating conditions. 15. V_L is the supply voltage associated with the low voltage port. V_L must be less than or equal to ($V_{CC} - 0.4$) V during normal operation. However, during startup and shutdown conditions, V_L can be greater than ($V_{CC} - 0.4$) V. 16. Typical values are for $V_{CC} = +2.8$ V, $V_L = +1.8$ V and $T_A = +25$ °C. All units are production tested at $T_A = +25$ °C. Limits over the operating temperature range are curverenteed by design

temperature range are guaranteed by design.



Figure 3. Driving I/O V_{L} Test Circuit and Timing



Figure 4. Driving I/O V_{CC} Test Circuit and Timing



| Test | Switch |
|-------------------------------------|-------------------|
| t _{PZH} , t _{PHZ} | Open |
| t _{PZL} , t _{PLZ} | $2 \times V_{CC}$ |

 $\begin{array}{l} C_L = 15 \ \text{pF or equivalent (Includes jig and probe capacitance)} \\ R_L = R_1 = 50 \ \text{k}\Omega \ \text{or equivalent} \\ R_T = Z_{OUT} \ \text{of pulse generator (typically 50 }\Omega) \end{array}$



Figure 5. Test Circuit for Enable/Disable Time Measurement

Figure 6. Timing Definitions for Propagation Delays and Enable/Disable Measurement

IMPORTANT APPLICATIONS INFORMATION

Level Translator Architecture

The NLSX3012 auto sense translator provides bi-directional voltage level shifting to transfer data in multiple supply voltage systems. This device has two supply voltages, V_L and V_{CC} , which set the logic levels on the input and output sides of the translator. When used to transfer data from the V_L to the V_{CC} ports, input signals referenced to the V_L supply are translated to output signals with a logic level matched to V_{CC} . In a similar manner, the V_{CC} to V_L translation shifts input signals with a logic level compatible to V_{CC} to an output signal matched to V_L .

The NLSX3012 consists of four bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. The one-shot circuits are used to detect the rising or falling input signals. In addition, the one shots decrease the rise and fall time of the output signal for high-to-low and low-to-high transitions.

Input Driver Requirements

Auto sense translators such as the NLSX3012 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent to in the opposite direction.

For proper operation, the input driver to the auto sense translator should be capable of driving 2 mA of peak output current with an output impedance less than 25 Ω . The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

Output Load Requirements

The NLSX3012 is designed to drive CMOS inputs. Resistive pullup or pulldown loads of less than 50 k Ω should not be used with this device. The NLSX3373 or NLSX3378 open-drain auto sense translators are alternate

translator options for an application such as the I²C bus that requires pullup resistors.

Enable Input (EN)

The NLSX3012 has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O V_{CC} and I/O V_L pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the V_L supply and has Over–Voltage Tolerant (OVT) protection.

Uni-Directional versus Bi-Directional Translation

The NLSX3012 can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

Power Supply Guidelines

It is recommended that the V_L supply should be less than or equal to the value of the V_{CC} minus 0.4 V. The sequencing of the power supplies will not damage the device during the power up operation; however, the current consumption of the device will increase if V_L exceeds V_{CC} minus 0.4 V. In addition, the I/O V_{CC} and I/O V_L pins are in the high impedance state if either supply voltage is equal to 0 V.

For optimal performance, 0.01 to 0.1 μ F decoupling capacitors should be used on the V_L and V_{CC} power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the power supply voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

PACKAGE DIMENSIONS

UDFN8 1.8 x 1.2, 0.4P CASE 517AJ-01 **ISSUE O**

NOTE 5



(L2) 8X b 0.10 M C A B **BOTTOM VIEW** \oplus 0.05 M C NOTE 3

- NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL TIP.
 MOLD FLASH ALLOWED ON TERMINALS ALONG EDGE OF PACKAGE. FLASH MAY NOT EXCEED 0.03 ONTO BOTTOM SURFACE OF TERMINALS.
 DETAIL A SHOWS OPTIONAL CONSTRUCTION FOR TERMINALS.

| CONSTRUCTION FO | | | | |
|-----------------|--|--|--|--|
| MILLIM | ETERS | | | |
| MIN | MAX | | | |
| 0.45 0.55 | | | | |
| 0.00 | 0.05 | | | |
| 0.127 REF | | | | |
| 0.15 0.25 | | | | |
| 0.30 | REF | | | |
| 1.80 | BSC | | | |
| 1.20 | BSC | | | |
| 0.40 | BSC | | | |
| 0.45 | 0.55 | | | |
| 0.00 0.03 | | | | |
| 0.40 | REF | | | |
| | MILLIM MIN 0.45 0.00 0.127 0.15 0.30 1.80 1.20 0.40 0.45 0.00 | | | |

MOUNTING FOOTPRINT SOLDERMASK DEFINED*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| | MILLIN | IETERS | INCHES | | | | | | |
|-----|----------|--------|-----------|-------|--|--|--|--|--|
| DIM | MIN | MAX | MIN | MAX | | | | | |
| Α | 4.80 | 5.00 | 0.189 | 0.197 | | | | | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | | | | | |
| С | 1.35 | 1.75 | 0.053 | 0.069 | | | | | |
| D | 0.33 | 0.51 | 0.013 | 0.020 | | | | | |
| G | 1.27 BSC | | 0.050 BSC | | | | | | |
| н | 0.10 | 0.25 | 0.004 | 0.010 | | | | | |
| J | 0.19 | 0.25 | 0.007 | 0.010 | | | | | |
| к | 0.40 | 1.27 | 0.016 | 0.050 | | | | | |
| М | 0 ° | 8 ° | 0 ° | 8 ° | | | | | |
| Ν | 0.25 | 0.50 | 0.010 | 0.020 | | | | | |
| S | 5.80 | 6.20 | 0.228 | 0.244 | | | | | |

PACKAGE DIMENSIONS

Micro8™ CASE 846A–02 ISSUE H



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- CONTROLLING DIMENSION: MULTIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER

SIDE. 5. <u>846A-01 OBSOLETE. NEW STANDARD 846A-02</u>

| | MILLIMETERS | | | INCHES | | |
|-----|-------------|------|------|-----------|-------|-------|
| DIM | MIN | NOM | MAX | MIN | NOM | MAX |
| Α | | | 1.10 | | | 0.043 |
| A1 | 0.05 | 0.08 | 0.15 | 0.002 | 0.003 | 0.006 |
| b | 0.25 | 0.33 | 0.40 | 0.010 | 0.013 | 0.016 |
| с | 0.13 | 0.18 | 0.23 | 0.005 | 0.007 | 0.009 |
| D | 2.90 | 3.00 | 3.10 | 0.114 | 0.118 | 0.122 |
| E | 2.90 | 3.00 | 3.10 | 0.114 | 0.118 | 0.122 |
| е | 0.65 BSC | | | 0.026 BSC | | |
| L | 0.40 | 0.55 | 0.70 | 0.016 | 0.021 | 0.028 |
| HE | 4.75 | 4.90 | 5.05 | 0.187 | 0.193 | 0.199 |

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to rusuport or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out f, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use tas sched with such unintended or unauthorized use events as ClLLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative