Self-Protected Low Side Driver with Temperature and Current Limit

NCV8402/A is a three terminal protected Low–Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain–to–Gate clamping for overvoltage protection. This device offers protection and is suitable for harsh automotive environments.

Features

- Short-Circuit Protection
- Thermal Shutdown with Automatic Restart
- Overvoltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS} (Clamped)	R _{DS(ON)} TYP	I _D MAX
42 V	165 mΩ @ 10 V	2.0 A*


^{*}Max current limit value is dependent on input condition.







SOT-223 CASE 318E STYLE 3



A = Assembly Location

Y = Year W = Work Week xxxxx = V8402 or 8402A • = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NCV8402STT1G	SOT-223	1000/Tape & Reel
NCV8402ASTT1G	(Pb-Free)	-
NCV8402STT3G	SOT-223	4000/Tape & Reel
NCV8402ASTT3G	(Pb-Free)	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

	Rating				
Drain-to-Source Voltage Internally C	lamped	V _{DSS}	42	V	
Drain-to-Gate Voltage Internally Clar	mped $(R_G = 1.0 \text{ M}\Omega)$	V_{DGR}	42	V	
Gate-to-Source Voltage		V _{GS}	±14	V	
Continuous Drain Current	I _D	Internally Limited			
Power Dissipation	@ T _A = 25°C (Note 1) @ T _A = 25°C (Note 2) @ T _T = 25°C (Note 1)	P _D	1.1 1.7 8.9	W	
Thermal Resistance	Junction-to-Ambient Steady State (Note 1) Junction-to-Ambient Steady State (Note 2) Junction-to-Tab Steady State (Note 1)	R _{θJA} R _{θJA} R _{θJT}	114 72 14	°C/W	
Single Pulse Drain-to-Source Avalanc ($V_{DD} = 32 \text{ V}, V_{G} = 5.0 \text{ V}, I_{PK} = 1.0 \text{ A},$	E _{AS}	150	mJ		
Load Dump Voltage	V_{LD}	87	V		
Operating Junction Temperature		T_J	-40 to 150	°C	
Storage Temperature		T _{stg}	-55 to 150	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface–mounted onto min pad FR4 PCB, (2 oz. Cu, 0.06" thick).

- 2. Surface-mounted onto 2" sq. FR4 board (1" sq., 1 oz. Cu, 0.06" thick).




Figure 1. Voltage and Current Convention

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Test Condition Symbol Min Typ Max		Max	Unit			
	rest condition	Cymbol		1,712	mux	O.I.I.	
OFF CHARACTERISTICS	$V_{GS} = 0 \text{ V, I}_{D} = 10 \text{ mA, T}_{J} = 25^{\circ}\text{C}$	V/	40	16	- F-	\/	
Drain-to-Source Breakdown Voltage (Note 3)		$V_{(BR)DSS}$	42	46	55 55	_ V	
,	$V_{GS} = 0 \text{ V, } I_D = 10 \text{ mA, } T_J = 150^{\circ}\text{C}$ (Note 5)		40	45	55		
Zero Gate Voltage Drain Current	V _{GS} = 0 V, V _{DS} = 32 V, T _J = 25°C	I _{DSS}		0.25	4.0	μΑ	
	V _{GS} = 0 V, V _{DS} = 32 V, T _J = 150°C (Note 5)			1.1	20		
Gate Input Current	V _{DS} = 0 V, V _{GS} = 5.0 V	I _{GSSF}		50	100	μΑ	
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 150 \mu A$	V _{GS(th)}	1.3	1.8	2.2	V	
Gate Threshold Temperature Coefficient		V _{GS(th)} /T _J		4.0		-mV/°C	
Static Drain-to-Source On-Resistance	V _{GS} = 10 V, I _D = 1.7 A, T _J = 25°C	R _{DS(on)}		165	200	mΩ	
	V _{GS} = 10 V, I _D = 1.7 A, T _J = 150°C (Note 5)			305	400		
	V _{GS} = 5.0 V, I _D = 1.7 A, T _J = 25°C			195	230		
	V _{GS} = 5.0 V, I _D = 1.7 A, T _J = 150°C (Note 5)			360	460		
	V _{GS} = 5.0 V, I _D = 0.5 A, T _J = 25°C			190	230		
	$V_{GS} = 5.0 \text{ V}, I_D = 0.5 \text{ A}, T_J = 150^{\circ}\text{C}$			350	460		
	(Note 5)						
Source-Drain Forward On Voltage	V _{GS} = 0 V, I _S = 7.0 A	V _{SD}		1.0		V	
SWITCHING CHARACTERISTICS (Note	5)						
Turn-ON Time (10% V _{IN} to 90% I _D)	V _{GS} = 10 V, V _{DD} = 12 V	t _{ON}		25		μS	
Turn-OFF Time (90% V _{IN} to 10% I _D)	$I_D = 2.5 \text{ A}, R_L = 4.7 \Omega$	t _{OFF}		120			
Slew-Rate ON (70% V _{DS} to 50% V _{DS})	V _{GS} = 10 V, V _{DD} = 12 V,	-dV _{DS} /dt _{ON}		0.8		V/μs	
Slew-Rate OFF (50% V _{DS} to 70% V _{DS})	$R_L = 4.7 \Omega$	dV _{DS} /dt _{OFF}		0.3			
SELF PROTECTION CHARACTERISTIC	S (T _{.I} = 25°C unless otherwise noted) (I	Note 4)		•			
Current Limit	V _{DS} = 10 V, V _{GS} = 5.0 V, T _J = 25°C	I _{LIM}	3.7	4.3	5.0	A	
	V _{DS} = 10 V, V _{GS} = 5.0 V, T _J = 150°C (Note 5)		2.3	3.0	3.7		
	V _{DS} = 10 V, V _{GS} = 10 V, T _J = 25°C		4.2	4.8	5.4	_	
	V _{DS} = 10 V, V _{GS} = 10 V, T _J = 150°C (Note 5)		2.7	3.6	4.5		
Temperature Limit (Turn-off)	V _{GS} = 5.0 V (Note 5)	T _{LIM(off)}	150	175	200	°C	
Thermal Hysteresis	V _{GS} = 5.0 V	$\Delta T_{LIM(on)}$		15			
Temperature Limit (Turn-off)	V _{GS} = 10 V (Note 5)	T _{LIM(off)}	150	165	185		
Thermal Hysteresis	V _{GS} = 10 V	$\Delta T_{LIM(on)}$		15			
GATE INPUT CHARACTERISTICS (Note	÷ 5)						
Device ON Gate Input Current	V _{GS} = 5 V I _D = 1.0 A	I _{GON}		50		μΑ	
	V _{GS} = 10 V I _D = 1.0 A			400			
Current Limit Gate Input Current	V _{GS} = 5 V, V _{DS} = 10 V	I _{GCL}		0.05		mA	
	V _{GS} = 10 V, V _{DS} = 10 V			0.4			
Thermal Limit Fault Gate Input Current	V _{GS} = 5 V, V _{DS} = 10 V	I _{GTL}				mA	
	V _{GS} = 10 V, V _{DS} = 10 V			0.7		1	
ESD ELECTRICAL CHARACTERISTICS (T _J = 25°C unless otherwise noted) (Note 5)							
Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000			V	
3	Machine Model (MM)		400				
2. Dules Test Dules Width < 200 us Duty				L	<u> </u>	1	

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Fault conditions are viewed as beyond the normal operating range of the part.
 Not subject to production testing.

TYPICAL PERFORMANCE CURVES




Figure 2. Single Pulse Maximum Switch-off Current vs. Load Inductance




Figure 3. Single Pulse Maximum Switching Energy vs. Load Inductance




Figure 4. Single Pulse Maximum Inductive Switch-off Current vs. Time in Clamp




Figure 5. Single Pulse Maximum Inductive Switching Energy vs. Time in Clamp




Figure 6. On-state Output Characteristics




Figure 7. Transfer Characteristics

l_D (A)

TYPICAL PERFORMANCE CURVES

ILIM (A)




Figure 8. R_{DS(on)} vs. Gate-Source Voltage




Figure 9. R_{DS(on)} vs. Drain Current




Figure 10. Normalized R_{DS(on)} vs. Temperature




Figure 11. Current Limit vs. Gate-Source Voltage




Figure 12. Current Limit vs. Junction Temperature




Figure 13. Drain-to-Source Leakage Current

TYPICAL PERFORMANCE CURVES

DRAIN-SOURCE VOLTAGE SLOPE (V/µs)




Figure 14. Normalized Threshold Voltage vs. Temperature




Figure 15. Source-Drain Diode Forward Characteristics




Figure 16. Resistive Load Switching Time vs.

Gate-Source Voltage




Figure 17. Resistive Load Switching
Drain-Source Voltage Slope vs. Gate-Source
Voltage




Figure 18. Resistive Load Switching Time vs.

Gate Resistance




Figure 19. Drain-Source Voltage Slope during Turn On and Turn Off vs. Gate Resistance

DRAIN-SOURCE VOLTAGE SLOPE (V/µs)

TYPICAL PERFORMANCE CURVES




Figure 20. Transient Thermal Resistance

TEST CIRCUITS AND WAVEFORMS




Figure 21. Resistive Load Switching Test Circuit




Figure 22. Resistive Load Switching Waveforms

TEST CIRCUITS AND WAVEFORMS




Figure 23. Inductive Load Switching Test Circuit






Figure 24. Inductive Load Switching Waveforms

PACKAGE DIMENSIONS

SOT-223 (TO-261) CASE 318E-04 **ISSUE N**





NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2 CONTROLLING DIMENSION: INCH

	М	ILLIMETE	RS	INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	1.50	1.63	1.75	0.060	0.064	0.068	
A1	0.02	0.06	0.10	0.001	0.002	0.004	
b	0.60	0.75	0.89	0.024	0.030	0.035	
b1	2.90	3.06	3.20	0.115	0.121	0.126	
С	0.24	0.29	0.35	0.009	0.012	0.014	
D	6.30	6.50	6.70	0.249	0.256	0.263	
E	3.30	3.50	3.70	0.130	0.138	0.145	
е	2.20	2.30	2.40	0.087	0.091	0.094	
e1	0.85	0.94	1.05	0.033	0.037	0.041	
L	0.20			0.008			
L1	1.50	1.75	2.00	0.060	0.069	0.078	
HE	6.70	7.00	7.30	0.264	0.276	0.287	
θ	0°	_	10°	0°	-	10°	

STYLE 3: PIN 1. GATE

- 2. DRAIN 3. SOURCE
- DRAIN

SOLDERING FOOTPRINT



ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative