450 mA, Ultra-Low Noise and High PSRR LDO Regulator for RF and Analog Circuits

The NCV8161 is a linear regulator capable of supplying 450 mA output current. Designed to meet the requirements of RF and analog circuits, the NCV8161 device provides low noise, high PSRR, low quiescent current, and very good load/line transients. The device is designed to work with a 1 μ F input and a 1 μ F output ceramic capacitor. It is available in TSOP–5 and XDFN4 packages.

Features

- Operating Input Voltage Range: 1.9 V to 5.5 V
- Available in Fixed Voltage Option: 1.8 V to 5.14 V
- ±2% Accuracy Over Temperature
- Ultra Low Quiescent Current Typ. 18 µA
- Standby Current: Typ. 0.1 µA
- Very Low Dropout: 225 mV at 450 mA
- Ultra High PSRR: Typ. 98 dB at 20 mA, f = 1 kHz
- Ultra Low Noise: 10 µV_{RMS}
- Stable with a 1 µF Small Case Size Ceramic Capacitors
- Available in TSOP-5 and XDFN4 Packages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable; Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Parking Camera Modules
- Wireless Handsets, Wireless LAN, Bluetooth[®], Zigbee[®]
- Automotive Infotainment Systems
- Other Battery Powered Applications



Figure 1. Typical Application Schematic



ON Semiconductor®

www.onsemi.com



PIN CONNECTIONS





ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.





PIN FUNCTION DESCRIPTION

Pin No. TSOP-5	Pin No. XDFN4	Pin Name	Description	
1	4	IN	Input voltage supply pin	
5	1	OUT	Regulated output voltage. The output should be bypassed with small 1 μF ceramic capacitor.	
3	3	EN	Chip enable: Applying V_{EN} < 0.4 V disables the regulator, Pulling V_{EN} > 1.2 V enables the LDO.	
2	2	GND	Common ground connection	
4	-	N/C	Not connected. This pin can be tied to ground to improve thermal dissipation.	
_	EP	EPAD	Exposed Pad. Exposed pad can be tied to ground plane for better power dissipation.	

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V _{IN}	–0.3 V to 6	V
Output Voltage	V _{OUT}	–0.3 to V _{IN} + 0.3, max. 6 V	V
Chip Enable Input	V _{CE}	–0.3 to V _{IN} + 0.3, max. 6 V	V
Output Short Circuit Duration	t _{SC}	unlimited	S
Operating Ambient Temperature Range	T _A	-40 to +125	°C
Maximum Junction Temperature	ТJ	150	°C
Storage Temperature Range	T _{STG}	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD _{MM}	200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Refer to ELÉCTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per EIA/JESD22-A114 ESD Machine Model tested per EIA/JESD22-A115

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS

Rating		Value	Unit
Thermal Characteristics, TSOP–5 (Note 3) Thermal Resistance, Junction–to–Air	R_{\thetaJA}	218	°C/W
Thermal Characteristics, XDFN4 (Note 3) Thermal Resistance, Junction-to-Air	R_{\thetaJA}	198	°C/W

3. Measured according to JEDEC board specification. Detailed description of the board can be found in JESD51-7

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Мах	Unit
Input Voltage	V _{IN}	1.9	5.5	V
Junction Temperature	TJ	-40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

$\textbf{ELECTRICAL CHARACTERISTICS} - 40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = V_{OUT(NOM)} + 1 \ V; \ I_{OUT} = 1 \ \text{mA}, \ C_{IN} = C_{OUT} = 1 \ \mu\text{F}, \ \text{unless otherwise}$)
noted. $V_{EN} = 1.2$ V. Typical values are at $T_J = +25^{\circ}C$ (Note 4).	

Parameter	Test Con	ditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage			V _{IN}	1.9		5.5	V
Output Voltage Accuracy	$-40^{\circ}C \leq T_J \leq 125^{\circ}C$		V _{OUT}	-2		+2	%
Line Regulation	V _{OUT(NOM)} + 1 \	/ ≤ V _{IN} ≤ 5.5 V	Line _{Reg}		0.02		%/V
Load Regulation	$I_{OUT} = 1 \text{ mA to } 450 \text{ mA}$	XDFN4	Load _{Reg}		0.001	0.005	%/mA
		TSOP-5			0.005	0.008	
Dropout Voltage (Note 5)	$I_{OUT} = 450 \text{ mA}$	V _{OUT(NOM)} = 1.8 V			325	450	
	(XDFN4)	V _{OUT(NOM)} = 2.8 V			195	290	
		V _{OUT(NOM)} = 3.0 V	V _{DO}		185	275	- mV
		V _{OUT(NOM)} = 3.3 V			175	260	
Dropout Voltage (Note 5)	I _{OUT} = 450 mA	V _{OUT(NOM)} = 1.8 V			365	480	
	(TSOP-5)	V _{OUT(NOM)} = 2.8 V			260	345	
		V _{OUT(NOM)} = 3.0 V	V _{DO}		240	330	mV
		V _{OUT(NOM)} = 3.3 V			225	305	
Output Current Limit	V _{OUT} = 90%	V _{OUT(NOM)}	I _{CL}	450	700		0
Short Circuit Current	V _{OUT} =	= 0 V	I _{SC}		690		mA
Quiescent Current	I _{OUT} =	0 mA	Ι _Q		18	23	μΑ
Shutdown Current	$V_{EN} \le 0.4$ V,	V _{IN} = 4.8 V	I _{DIS}		0.01	1	μΑ
EN Pin Threshold Voltage	EN Input Vo	oltage "H"	V _{ENH}	1.2			
	EN Input Ve	oltage "L"	V _{ENL}			0.4	V
EN Pull Down Current	V _{EN} = 4	4.8 V	I _{EN}		0.2	0.5	μA
Turn–On Time	C _{OUT} = 1 μF, From a V _{OUT} = 95%	ssertion of V _{EN} to V _{OUT(NOM)}			120		μs
Power Supply Rejection Ratio	I _{OUT} = 20 mA	f = 100 Hz f = 1 kHz f = 10 kHz f = 100 kHz	PSRR		91 98 82 48		dB
Output Voltage Noise	f = 10 Hz to 100 kHz	I _{OUT} = 1 mA I _{OUT} = 250 mA	V _N		14 10		μV _{RMS}
Thermal Shutdown Threshold	Temperatu	ire rising	T _{SDH}		160		°C
	Temperatu	re falling	T _{SDL}		140		°C
Active output discharge resistance	V _{EN} < 0.4 V, V	ersion A only	R _{DIS}		280		Ω
Line transient (Note 6)	V _{IN} = (V _{OUT(NOM)} + 1 1.6 V) in 30 μs,	V) to $(V_{OUT(NOM)} + I_{OUT} = 1 \text{ mA}$	Tree	-1			
	V _{IN} = (V _{OUT(NOM)} + 1.6 1 V) in 30 μs,	6 V) to (V _{OUT(NOM)} + I _{OUT} = 1 mA	Tran _{LINE}			+1	- mV
Load transient (Note 6)	I _{OUT} = 1 mA to 4	$I_{OUT} = 1 \text{ mA to } 450 \text{ mA in } 10 \mu \text{s}$ Tran _{LOAD}				~~\/	
	I _{OUT} = 450 mA to	I _{OUT} = 450 mA to 1mA in 10 μs				+40	mV

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.
Dropout voltage is characterized when V_{OUT} falls 100 mV below V_{OUT(NOM)}.
Guaranteed by design.





TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS







	RMS Output Noise (µV)					
lout	10 Hz – 100 kHz	100 Hz – 100 kHz				
1 mA	14.62	14.10				
10 mA	11.12	10.48				
250 mA	10.37	9.82				
450 mA	10.22	9.62				





	RMS Output Noise (μV)					
I _{OUT}	10 Hz – 100 kHz	100 Hz – 100 kHz				
1 mA	16.9	15.79				
10 mA	12.64	11.13				
250 mA	11.96	10.64				
450 mA	11.50	10.40				







C_{OUT} = 1 μF, I_{OUT} = 10 mA

 $C_{OUT} = 1 \ \mu F$, $I_{OUT} = 250 \ mA$

TYPICAL CHARACTERISTICS



¹ mA to 450 mA – V_{OUT} = 3.3 V

450 mA to 1 mA - V_{OUT} = 3.3 V

TYPICAL CHARACTERISTICS



10 ms/div

Figure 36. Short Circuit and Thermal Shutdown





Figure 37. Enable Turn-off

APPLICATIONS INFORMATION

General

The NCV8161 is an ultra-low noise 450 mA low dropout regulator designed to meet the requirements of RF applications and high performance analog circuits. The NCV8161 device provides very high PSRR and excellent dynamic response. In connection with low quiescent current this device is well suitable for battery powered application such as cell phones, tablets and other. The NCV8161 is fully protected in case of current overload, output short circuit and overheating.

Input Capacitor Selection (CIN)

Input capacitor connected as close as possible is necessary for ensure device stability. The X7R or X5R capacitor should be used for reliable performance over temperature range. The value of the input capacitor should be 1 μ F or greater to ensure the best dynamic performance. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage. There is no requirement for the ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during sudden load current changes.

Output Decoupling (COUT)

The NCV8161 requires an output capacitor connected as close as possible to the output pin of the regulator. The recommended capacitor value is 1 μ F and X7R or X5R dielectric due to its low capacitance variations over the specified temperature range. The NCV8161 is designed to remain stable with minimum effective capacitance of 0.7 μ F to account for changes with temperature, DC bias and package size. Especially for small package size capacitors such as 0201 the effective capacitance drops rapidly with the applied DC bias. Please refer Figure 38.



Figure 38. Capacity vs DC Bias Voltage

There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the C_{OUT} but the maximum value of ESR should be less than 2 Ω Larger output capacitors and lower ESR could improve the load

transient response or high frequency PSRR. It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature.

Enable Operation

The NCV8161 uses the EN pin to enable/disable its device and to deactivate/activate the active discharge function.

If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned–off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active so that the output voltage V_{OUT} is pulled to GND through a 280 Ω resistor. In the disable state the device consumes as low as typ. 10 nA from the V_{IN}.

If the EN pin voltage >1.2 V the device is guaranteed to be enabled. The NCV8161 regulates the output voltage and the active discharge transistor is turned–off.

The EN pin has internal pull-down current source with typ. value of 200 nA which assures that the device is turned-off when the EN pin is not connected. In the case where the EN function isn't required the EN should be tied directly to IN.

Output Current Limit

Output Current is internally limited within the IC to a typical 700 mA. The NCV8161 will source this amount of current measured with a voltage drops on the 90% of the nominal V_{OUT} . If the Output Voltage is directly shorted to ground ($V_{OUT} = 0$ V), the short circuit protection will limit the output current to 690 mA (typ). The current limit and short circuit protection will work properly over whole temperature range and also input voltage range. There is no limitation for the short circuit duration.

Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold ($T_{SD} - 160^{\circ}$ C typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold ($T_{SDU} - 140^{\circ}$ C typical). Once the IC temperature falls below the 140°C the LDO is enabled again. The thermal shutdown feature provides the protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

Power Dissipation

As power dissipated in the NCV8161 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. For reliable operation, junction temperature should be limited to $+125^{\circ}$ C.

The maximum power dissipation the NCV8161 can handle is given by:

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \frac{\left[125^{\circ}\mathsf{C} - \mathsf{T}_{\mathsf{A}}\right]}{\theta_{\mathsf{J}\mathsf{A}}} \qquad (\mathsf{eq. 1})$

The power dissipated by the NCV8161 for given application conditions can be calculated from the following equations:

$$\mathsf{P}_{\mathsf{D}} \approx \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{GND}} + \mathsf{I}_{\mathsf{OUT}} (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \qquad (\mathsf{eq. 2})$$



Figure 39. θ_{JA} and P_{D (MAX)} vs. Copper Area (XDFN4)



www.onsemi.com 13

Reverse Current

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that $V_{OUT} > V_{IN}$. Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

Power Supply Rejection Ratio

The NCV8161 features very high Power Supply Rejection ratio. If desired the PSRR at higher frequencies in the range 100 kHz - 10 MHz can be tuned by the selection of C_{OUT} capacitor and proper PCB layout.

Turn-On Time

The turn–on time is defined as the time period from EN assertion to the point in which V_{OUT} will reach 98% of its nominal value. This time is dependent on various application conditions such as $V_{OUT(NOM)}$, C_{OUT} , T_A .

PCB Layout Recommendations

To obtain good transient performance and good regulation characteristics place C_{IN} and C_{OUT} capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size, use 0402 or 0201 capacitors with appropriate capacity. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated from the equation above (Equation 2). Expose pad can be tied to the GND pin for improvement power dissipation and lower device temperature.

ORDERING INFORMATION

Device	Voltage Option	Marking	Description	Package	Shipping
NCV8161ASN180T1G	1.8 V	LKH			
NCV8161ASN280T1G	2.8 V	LKL	With Output Antine Discharge Exaction		
NCV8161ASN300T1G	3.0 V	LKJ	With Output Active Discharge Function		
NCV8161ASN330T1G	3.3 V	LKK		TSOP-5	3000 /
NCV8161BSN180T1G	1.8 V	LKM		(Pb-Free)	Tape & Reel
NCV8161BSN280T1G	2.8 V	LKN			
NCV8161BSN300T1G	3.0 V	LKP	Without Output Active Discharge Function		
NCV8161BSN330T1G	3.3 V	LKQ	1		

ORDERING INFORMATION

Device	Voltage Option	Marking	Description	Package	Shipping
NCV8161AMX180TBG	1.8 V	DN			
NCV8161AMX250TBG	2.5 V	DP			
NCV8161AMX280TBG	2.8 V	DQ			
NCV8161AMX290TBG	2.9 V	D5	With Output Active Discharge Function		
NCV8161AMX300TBG	3.0 V	DT			3000 /
NCV8161AMX330TBG	3.3 V	DD		XDFN4 (Pb-Free)	Tape &
NCV8161BMX180TBG	1.8 V	EN		(1.5.1.100)	Reel
NCV8161BMX250TBG	2.5 V	EP			
NCV8161BMX280TBG	2.8 V	EQ	Without Output Active Discharge Function		
NCV8161BMX300TBG	3.0 V	ET			
NCV8161BMX330TBG	3.3 V	ED			

PACKAGE DIMENSIONS

TSOP-5 **CASE 483** ISSUE M

NOTE 5 D 5X ⊕ 0.20 C A B 2X 📿 0.10 Т 2X 🛆 0.20 T 5 4 в S Ľi. B G Α TOP VIEW









- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A.
 5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.85	3.15				
в	1.35	1.65				
С	0.90	1.10				
D	0.25	0.50				
G	0.95	BSC				
Н	0.01	0.10				
L	0.10	0.26				
κ	0.20	0.60				
Μ	0° 10°					
S	2.50	3.00				

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 20 mm EPOM THE TERMINAL TURS
- 0.20 mm FROM THE TERMINAL TIPS.
 COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS					
DIM	MIN MAX					
Α	0.33	0.43				
A1	0.00	0.05				
A3	0.10	REF				
b	0.15	0.25				
b2	0.02	0.12				
D	1.00	BSC				
D2	0.43	0.53				
Е	1.00	BSC				
е	0.65	0.65 BSC				
Ĺ	0.20	0.30				
L2	0.07	0.17				

RECOMMENDED MOUNTING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Bluetooth is a registered trademark of Bluetooth SIG. ZigBee is a registered trademark of ZigBee Alliance.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subje

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

 \diamond