High Performance Dual MOSFET Gate Driver

Introduction

The NCP81075 is a high performance dual MOSFET gate driver optimized to drive the gates of both high and low side power MOSFETs in a synchronous buck converter. The NCP81075 uses an on-chip bootstrap diode to eliminate the external discrete diode. A high floating top driver design can accommodate HB voltage as high as 180 V. The low-side and high-side are independently controlled and match to 4 ns between the turn-on and turn-off of each other. Independent Under-Voltage lockout is provided for the high side and low side driver forcing the output low when the drive voltage is below a specific threshold.

Features

- Drives Two N-Channel MOSFETs in High-Side and Low-Side Configuration
- Floating Top Driver Accommodates Boost Voltage up to 180 V
- Switching Frequency up to 1 MHz
- 20 ns Propagation Delay Times
- 4 A Sink, 4 A Source Output Currents
- 8 ns Rise / 7 ns Fall Times with 1000 pF Load
- UVLO Protection
- Specified from -40°C to 140°C
- Offered in SOIC-8 (D), DFN8 (MN), WDFN10 (MT) Packages
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Telecom and Datacom
- Isolated Non–Isolated Power Supply Architectures
- Class D Audio Amplifiers
- Two Switch and Active Clamp Forward Converters

Simplified Application Diagram





ON Semiconductor®

www.onsemi.com



SOIC-8 NB CASE 751-07

А

L

DFN8 WDFN10 CASE 506CY CASE 511CE



NCP81075 = Specific Device Code

- = Assembly Location
- = Wafer Lot
- = Year Y W
 - = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)



ORDERING INFORMATION

Device	Package	Shipping [†]
NCP81075DR2G	SOIC8 (Pb-Free)	2500 / Tape & Reel
NCP81075MNTXG	DFN8 (Pb–Free)	4000 / Tape & Reel
NCP81075MTTXG	WDFN10 (Pb-Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Table 1. PIN DESCRIPTION

Pin No. SOIC/DFN8	Pin No. WDFN10	Symbol	Description
1	1	VDD	Positive Supply to the Lower Gate Driver
2	2	HB	High Side Bootstrap Supply
3	3	НО	High Side Output
4	4	HS	High-Side Source
5	7	н	High-Side Input
6	8	LI	Low-Side Input
7	9	VSS	Negative Supply Return
8	10	LO	Low–Side Output
-	5,6	NC	No Connect

Table 2. MAXIMUM RATINGS

	Parameter	Value	Units
	VDD	-0.3 to 24	V
	V _{HB}	-0.3 to 200	V
V _{HO}	DC	V_{HS} – 0.3 to V_{HB} + 0.3	V
	Repetitive Pulse < 100 ns	V_{HS} – 2 to V_{HB} + 0.3, (V_{HB} – V_{HS} < 24)	
V _{HS}	DC	-20 to 200 - VDD	V
V _{LO}	DC	-0.3 to VDD + 0.3	V
	Repetitive pulse < 100 ns	-2 to VDD + 0.3	
	V _{HI} , V _{LI}	-10 to 24	V
	V _{HB – HS}	-0.3 to 24	V
Operating .	Junction Temperature Range, TJ	-40 to 170	°C
Sto	rage Temperature, T _{STG}	-65 to 150	°C
Lead Ter	mperature (Soldering, 10 sec)	+300	°C
	НВМ	1000	V
	CDM	2000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. $V_{HB} - V_{HS}$ should be in the range of -0.3 V to +20 V.

Table 3. RECOMMENDED OPERATING CONDITIONS

	Parameter	Min	Nom	Max	Units
V _{DD}	Supply Voltage Range	8.5	12	20	V
V _{HS}	Voltage on HS (DC)	-10		180 – VDD	
V _{HB}	Voltage on HB	V _{HS} + 8, V _{DD} – 1		V _{HS} + 20, 180	
	Voltage Slew Rate on HS			50	V / ns
TJ	Operating Junction Temperature Range	-40		+140	°C
V _{HO}		V _{HS} – 0.3		V _{HB} + 0.3	V
V_{LO}		-0.3		V _{DD} + 0.3	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ABSOLUTE MAXIMUM RATINGS

Table 4. ELECTRICAL/THERMAL INFORMATION (All signals referenced to GND unless noted otherwise, Note 2)

Thermal Characteristic	SOIC	DFN8	DFN10	Unit
θ_{JA} Junction to Ambient thermal resistance	41	36	35	°C/W
$\theta_{\text{JC(top)}}$ Junction to case (Top) thermal resistance	50	42	32	
θ_{JB} Junction to Board thermal resistance	10	19.1	12	
$\theta_{\text{JC}(\text{Bottom})}$ Junction to case (Bottom) thermal resistance	1.5	4	1.3	
ψ_{JT} Junction to top characterization parameter	3.1	0.6	0.2	
ψ_{JB} Junction to board characterization parameter	10	19.3	12.2	
Moisture Sensitivity Level (MSL)		1		
QFN Package				

2. This data was taken using the JEDEC proposed High-K Test PCB.

Table 5. ELECTRICAL CHARACTERISTICSUnless otherwise stated: $T_A = T_J = -40^{\circ}$ C to 140° C; VDD = VHB = 12 V, VHS = VSS = 0 V, No load on LO or HO

Parameter		Test Condition	Min	Тур	Max	Units
SUPPLY C	URRENTS	·				•
I _{DD}	VDD quiescent current	$V_{LI} = V_{HI} = 0$		0.85	1.8	mA
I _{DDO}	I _{DDO} VDD operating current	$f = 500 \text{ kHz}, C_{LOAD} = 0$		7.3	15	
		f = 300 kHz, C _{LOAD} = 0		4.9	11	
I _{HB}	Boot voltage quiescent current	$V_{LI} = V_{HI} = 0 V$		0.92	1.8	
I _{HBO}	Boot voltage operating current	$f = 500 \text{ kHz}, C_{LOAD} = 0$		6.55	12	
		f = 300 kHz, C _{LOAD} = 0		4.5	7.0	
I _{HBS}	HB to V _{SS} quiescent current	V _{HS} = V _{HB} = 110 V		5.0	25	μΑ
I _{HBSO}	HB to V _{SS} operating current	$f = 500 \text{ kHz}, C_{LOAD} = 0$		0.1		mA

INPUT

V_{HIH}, V_{LIH}	Input rising threshold	2.7			V
V_{HIL}, V_{LIL}	Input falling threshold			0.8	
R _{IN}	Input Pulldown Resistance	100	170	350	kΩ

UNDERVOLTAGE PROTECTION (UVLO)

VDD rising threshold	6.2	7.1	8.0	V
VDD threshold hysteresis		0.58		
VHB rising threshold	5.5	6.5	7.5	
VHB threshold hysteresis		0.5		

BOOTSTRAP DIODE

V _F	Low-current forward voltage	I _{VDD} – HB = 100 μA	0.59	0.95	V
V _{FI}	High-current forward voltage	I _{VDD} – HB = 100 mA	0.85	1.1	
R _D	Dynamic resistance, $\Delta VF/\Delta I$	$I_{VDD} - HB = 100 \text{ mA}$ and 80 mA	0.94	2.0	Ω

LO GATE DRIVER

V _{LOL}	Low level output voltage	I _{LO} = 100 mA	0.1	0.40	V
V _{LOH}	High level output voltage	I_{LO} = -100 mA, V_{LOH} = V_{DD} - V_{LO}	0.15	0.40	
	Peak pull-up current	$V_{LO} = 0 V$	4		А
	Peak pull-down current	V _{LO} = 12 V	4		

Table 5. ELECTRICAL CHARACTERISTICS

Unless otherwise stated: $T_A = T_J = -40^{\circ}$ C to 140° C; VDD = VHB = 12 V, VHS = VSS = 0 V, No load on LO or HO

	Parameter	Test Condition	Min	Тур	Max	Units		
HO GATE DRIVER								
V _{HOL}	Low level output voltage	I _{HO} = 100 mA		0.1	0.40	V		
V _{HOH}	High level output voltage	$I_{HO} = -100 \text{ mA}, V_{HOH} = V_{HB} - V_{HO}$		0.15	0.40			
	Peak pull-up current	$V_{LO} = 0 V$		4		А		
	Peak pull-down current	V _{LO} = 12 V		4				

PROPAGATION DELAYS

t _{DLFF}	V_{LI} falling to V_{LO} falling	$C_{LOAD} = 0 \ (-40 \ to \ 125^{\circ}C)$	20	45	ns
		$C_{LOAD} = 0 \ (-40 \ \text{to} \ 140^{\circ}\text{C})$	20	50	
t _{DHFF}	V_{HI} falling to V_{HO} falling	$C_{LOAD} = 0 \ (-40 \ \text{to} \ 125^{\circ}\text{C})$	20	45	
		$C_{LOAD} = 0 \ (-40 \ \text{to} \ 140^{\circ}\text{C})$	20	50	
t _{DLRR}	V_{LI} rising to V_{LO} rising	$C_{LOAD} = 0 \ (-40 \ \text{to} \ 125^{\circ}\text{C})$	20	45	
		$C_{LOAD} = 0 \ (-40 \ \text{to} \ 140^{\circ}\text{C})$	20	50	
t _{DHRR}	V _{HI} rising to V _{HO} rising	$C_{LOAD} = 0 \ (-40 \ \text{to} \ 125^{\circ}\text{C})$	20	45	
		$C_{LOAD} = 0 \ (-40 \ \text{to} \ 140^{\circ}\text{C})$	20	50	

DELAY MATCHING

tMON	LI ON, HI OFF		3.5	14	ns
tMOFF	LI OFF, HI ON		3.5	14	

OUTPUT RISE AND FALL TIME

t _R	LO, HO	C _{LOAD} = 1000 pF	8		ns
t _F	LO, HO	C _{LOAD} = 1000 pF	7		
t _R	LO, HO (3 V to 9 V)	$C_{LOAD} = 0.1 \ \mu F$	0.2	0.55	μs
t _F	LO, HO (3 V to 9 V)	$C_{LOAD} = 0.1 \ \mu F$	0.25	0.45	

MISCELLANEOUS

t ₁	Minimum input pulse width that changes the output		30	ns
t ₂	Bootstrap diode turn-off time	I _F = 100 mA, I _{REV} = -100 mA (Notes 3 and 4)	50	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Typical values for $T_A = 25^{\circ}C$

4. IF: Forward current applied to bootstrap diode, IREV: Reverse current applied to bootstrap diode.

Internal Block Diagram





Note: If HI is set and the High–Side driver (VHB–VHS) crosses its UVLO threshold 100ns after the VDD UVLO then a rising edge on HI is required to pull HO High.











н	LI	НО	LO			
L	L	L	L			
L	Н	L	Н			
Н	L	Н	L			
Н	Н	Н	Н			

10	GIC	т۸	DI	E
LU	GIL	IA	BL	.с

PINOUT DIAGRAMS



Note: The V_{SS} Pin and the GND Pad are internally connected.

Figure 5. NCP81075 Top View

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



Figure 15. Diode Current vs. Diode Voltage

APPLICATION INFORMATION

The NCP81075 is a high performance dual MOSFET gate driver optimized for driving the gates of both high side and low side power MOSFETs in a synchronous buck converter topology. A high and a Low input signals are all that is required to properly drive the high side and low side MOSFETs.

Low-Side Driver

The low side driver is designed to drive low RDS_{ON} N–channel MOSFETs. The typical output resistances for the driver are 1.5 ohms for sourcing and 1 ohm for sinking gate current. Due to the parasitic inductances of the packages, drive circuits and the nonlinearity of the MOSFETs output resistances the recorded peak current is close to 4 A.

The low output resistances allow the driver to have 8 ns rise and 7 ns fall times into a 1 nF load. When the driver is enabled, the driver's output is in phase with LI. When the NCP81075 is disabled, the low side gate is held low.

High-Side Driver

The high side driver is designed to drive a floating low RDS_{ON} N–channel MOSFET. The output resistances for the driver are 1.5 ohms for sourcing and 1 ohm for sinking gate current. The bias voltage for the high side driver is realized by an external bootstrap supply circuit which is connected between the HB and HS Pins.

The bootstrap circuit comprises only of the bootstrap capacitor since the bootstrap diode is internal. When the NCP81075 is starting up, the HS Pin is at ground, the bootstrap capacitor will charge up to VDD through the internal diode. When the HI goes high, the high side driver will begin to turn the high side MOSFET On by pulling charge out of the bootstrap capacitor. As the external MOSFET turns ON, the HS Pin will rise up to VIN, forcing the HB Pin to VIN + V_{BstCap} which is enough gate to source voltage to hold the switch On. To complete the cycle, the MOSFET is switched OFF by pulling the gate down to the voltage at the HS Pin. When the low side MOSFET turns On,

the HS Pin is pulled to ground. This allows the bootstrap capacitor to charge up to VDD again. The high–side driver's output is in phase with the HI input. When the driver is disabled, the high side gate is held low.

The external BST resistor, which connects HB pin and BST cap, should avoid excessive resistance. NCP81075 has high–side UVLO protection based on the voltage across HB and HS pins. High resistance on HB pin may falsely trigger UVLO protection at the moment when high–side MOSFET is turning on.

UVLO (Under Voltage Lockout)

The bias supplies of the high–side and low–side drivers have UVLO protection. The VDD UVLO disables both drivers when the VDD voltage crosses the specified threshold. The typical rising threshold is 7.1 V with 0.58 V hysteresis. The VHB UVLO disables only the high–side driver when the VHB to VHS is below the specified threshold. The typical VHB UVLO rising threshold is 6.5 V with 0.5 V hysteresis. The designer must take into account a 40 μ s delay before the output channels can react to a logic input. (Refer to the UVLO Timing Diagram).

Input Stages

The input stage of the NCP81075 is TTL compatible. The logic rising threshold level is 2.4 V and the logic falling threshold is 1.6 V.

Layout Guidelines

Gate drivers experience high di/dt during the switching transitions. So, the inductance at the gate drive traces must be minimized to avoid excessive ringing on the switch node. Gate drive traces should be kept as short and wide (> 20 mil) as practical. The input capacitor must be placed as close as possible to the IC. Connect the VSS pin of the NCP81075 as close as possible to the source of the lower MOSFET. The use of vias is highly desirable to maximize thermal conduction away from driver.

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AK** -X-Α F Ĥ Ē H В S $|\oplus|$ 0.25 (0.010) M Y M -Y-Ш Н ۷ G 🔫 С N X 45 ° SEATING PLANE -Z-□ 0.10 (0.004) м н D ⊕ 0.25 (0.010) M Z Y S X S

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DEP SIDE
- 5.
- MAAIMOM MICLE PROTROSION 0.13 (0.000) PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL
- IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. 6.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
в	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
κ	0.40	1.27	0.016	0.050	
м	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

SOLDERING FOOTPRINT*





PACKAGE DIMENSIONS

DFN8, 4x4, 0.8P CASE 506CY ISSUE O



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PITCH

PACKAGE OUTLINE

DIMENSIONS: MILLIMETERS

PACKAGE DIMENSIONS



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor dates the and or each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products harmedse against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use for indirectly any claim of the regarding the design or manufacture of the part. ON Semiconductor is an Equal O

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative