Fast Transient Response Low Voltage 500 mA LDO

The NCP176 is CMOS LDO regulator featuring 500 mA output current. The input voltage is as low as 1.4~V and the output voltage can be set from 0.7~V.

Features

- Operating Input Voltage Range: 1.4 V to 5.5 V
- Output Voltage Range: 0.7 to 3.6 V (0.1 V steps)
- Quiescent Current typ. 60 μA
- Low Dropout: 130 mV typ. at 500 mA, $V_{OUT} = 2.5 \text{ V}$
- High Output Voltage Accuracy ±0.8% (V_{OUT} > 1.8 V)
- Stable with Small 1 µF Ceramic Capacitors
- Over-current Protection
- Built-in Soft Start Circuit to Suppress Inrush Current
- Thermal Shutdown Protection: 165°C
- With (NCP176A) and Without (NCP176B) Output Discharge Function
- Available in XDFN6 1.2 mm x 1.2 mm x 0.4 mm Package
- These are Pb-free Devices

Typical Applications

- Battery Powered Equipment
- Portable Communication Equipment
- Cameras, Image Sensors and Camcorders




Figure 1. Typical Application Schematic




ON Semiconductor®

www.onsemi.com



XDFN6 MX SUFFIX CASE 711AT

PIN CONNECTIONS



XDFN6 (Top View)

MARKING DIAGRAM



XX = Specific Device CodeM = Date Code

ORDERING INFORMATION

See detailed ordering and shipping information in the ordering information section on page 10 of this data sheet.




Figure 2. Internal Block Diagram

Table 1. PIN FUNCTION DESCRIPTION

Pin No. XDFN6	Pin Name	Description	
1	OUT	LDO output pin	
2	FB	Feedback input pin	
3	GND	Ground pin	
4	EN	Chip enable input pin (active "H")	
5	N/C	Not internally connected. This pin can be tied to the ground plane to improve thermal dissipation.	
6	IN	Power supply input pin	
EPAD	EPAD	It is recommended to connect the EPAD to GND, but leaving it open is also acceptable	

Table 2. ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	IN	-0.3 to 6.0	V
Output Voltage	OUT	-0.3 to VIN + 0.3	V
Chip Enable Input	EN	-0.3 to 6.0	V
Output Current	I _{OUT}	Internally Limited	mA
Maximum Junction Temperature	$T_{J(MAX)}$	150	°C
Storage Temperature	T _{STG}	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD _{MM}	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHĂRACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 2. This device series incorporates ESD protection and is tested by the following methods:
 ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)
 ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

 - Latchup Current Maximum Rating tested per JEDEC standard: JESD78

Table 3. THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Resistance, Junction-to-Air, XDFN6 1.2 mm x 1.2 mm	$R_{\theta JA}$	123	°C/W


 $\begin{tabular}{llll} \textbf{Table 4. ELECTRICAL CHARACTERISTICS} & V_{IN} = V_{OUT-NOM} + 1 \ V \ (V_{OUT-NOM} > 1.5 \ V) \ or \ V_{IN} = 2.5 \ V \ (V_{OUT-NOM} \le 1.5 \ V), \\ V_{EN} = 1.2 \ V, \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ T_J = 25^{\circ}C. \ The specifications \ \textbf{in bold} \ are \ guaranteed \ at $-40^{\circ}C \le T_J \le 85^{\circ}C$. } \label{eq:table_equation_form}$

Parameter	Test Con	Symbol	Min	Тур	Max	Unit	
Input Voltage			V _{IN}	1.4		5.5	V
Output Voltage	T _J = +25°C	V _{OUT} ≥ 1.8 V	V _{OUT}	-0.8		+0.8	%
		V _{OUT} < 1.8 V		-18	1 1	+18	mV
	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$	V _{OUT} ≥ 1.8 V		-1.5		+1.5	%
		V _{OUT} < 1.8 V		-55	1 1	+50	mV
Line Regulation	$V_{IN} = V_{OUT-NOM} + 0.5 \text{ V to } 5.25 \text{ V}$ $V_{IN} \ge 1.4 \text{ V}$		LineReg		0.02	0.1	%/V
Load Regulation	1 mA ≤ I _{OUT}	- ≤ 500 mA	LoadReg		1	5.0	mV
Dropout Voltage (Note 3)	I _{OUT} = 500 mA	1.4 V ≤ V _{OUT} < 1.8 V	V _{DO}		295	380	mV
		1.8 V ≤ V _{OUT} < 2.1 V			200	275	7
		2.1 V ≤ V _{OUT} < 2.5 V			160	230	7
		2.5 V ≤ V _{OUT} < 3.0 V			130	190	7
		3.0 V ≤ V _{OUT} < 3.6 V			110	165	
Quiescent Current	l _{OUT} =	0 mA	ΙQ		60	90	μΑ
Standby Current	V _{EN} =	: 0 V	I _{STBY}		0.05	1	μΑ
Output Current Limit	V _{OUT} = V _{OUT-N}	NOM - 100 mV	I _{OUT}	500			mA
Short Circuit Current	V _{OUT} :	= 0 V	I _{SC}	550	750		mA
Enable Threshold Voltage	EN Input V	V_{ENH}	1.0			V	
	EN Input V	V_{ENL}			0.4		
Enable Input Current	VEN = VIN	ı = 5.5 V	I _{EN}		0.15	0.6	μΑ
Power Supply Rejection Ratio	$f = 1 \text{ kHz, Ripp}$ $V_{IN} = V_{OUT-NOM} + 1$ $(V_{OUT} \le 2.0V,$	PSRR		75		dB	
Output Noise	f = 10 Hz to 100 kHz	V _{OUT} ≥ 1.8 V			20x		μV_{RMS}
					V _{OUT-NOM}		
		V _{OUT} < 1.8 V			40x V _{OUT-NOM}		
Output Discharge Resistance (NCP176A option only)	$V_{IN} = 4.0 \text{ V}, V_{EN} = 0 \text{ V}$	R _{ACTDIS}		60		Ω	
Thermal Shutdown Temperature	Temperature rising	T _{SD}		165		°C	
Thermal Shutdown Hysteresis	Temperature fa	T _{SDH}		20		°C	

^{3.} Measured when the output voltage falls -3% below the nominal output voltage (voltage measured under the condition $V_{IN} = V_{OUT-NOM} + 0.5V$).

TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 1 \text{ V } (V_{OUT-NOM} > 1.5 \text{ V}) \text{ or } V_{IN} = 2.5 \text{ V } (V_{OUT-NOM} \le 1.5 \text{ V}), V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = C_{OUT} = 1.0 \text{ } \mu\text{F}, T_{J} = 25 ^{\circ}\text{C}.$







Figure 3. Output Voltage vs. Temperature

Figure 4. Output Voltage vs. Temperature






Figure 5. Output Voltage vs. Temperature

Figure 6. Line Regulation vs. Temperature




Figure 7. Load Regulation vs. Temperature

TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 1 \ V \ (V_{OUT-NOM} > 1.5 \ V) \ or \ V_{IN} = 2.5 \ V \ (V_{OUT-NOM} \le 1.5 \ V), \ V_{EN} = 1.2 \ V, \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ T_J = 25^{\circ}C.$




Figure 8. Dropout Voltage vs. Output Current

Figure 9. Dropout Voltage vs. Output Current

80




Figure 10. Dropout Voltage vs. Output Current

Figure 11. Dropout Voltage vs. Temperature





Figure 12. Quiescent Current vs. Temperature

TYPICAL CHARACTERISTICS


 $V_{IN} = V_{OUT-NOM} + 1 \text{ V } (V_{OUT-NOM} > 1.5 \text{ V}) \text{ or } V_{IN} = 2.5 \text{ V } (V_{OUT-NOM} \leq 1.5 \text{ V}), V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = C_{OUT} = 1.0 \text{ } \mu\text{F}, T_{J} = 25^{\circ}\text{C}.$



 $I_{OUT} = 0 \text{ mA}$ 85 QUIESCENT CURRENT (µA) $T_J = 85^{\circ}C$ T_J = 25°C 80 75 70 65 60 55 $V_{OUT-NOM} = 1.8 V$ 50 5.0 2.5 3.0 3.5 4.0 4.5 5.5 2.0 INPUT VOLTAGE (V)

Figure 13. Standby Current vs. Temperature

Figure 14. Quiescent Current vs. Input Voltage







Figure 15. Ground Current vs. Output Current

Figure 16. Short Circuit Current vs. Temperature







Figure 17. Output Current Limit vs.
Temperature

Figure 18. Enable Threshold Voltage vs. Temperature

TYPICAL CHARACTERISTICS


 $V_{IN} = V_{OUT-NOM} + 1 \ V \ (V_{OUT-NOM} > 1.5 \ V) \ or \ V_{IN} = 2.5 \ V \ (V_{OUT-NOM} \le 1.5 \ V), \ V_{EN} = 1.2 \ V, \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ T_{J} = 25 ^{\circ} C.$



OUTPUT DISCHARGE RESISTANCE (\Overline{\Omega}) 70 60 50 40 30 $V_{OUT-NOM} = 1.8 V$ 20 $V_{IN} = 4.0 V$ $V_{EN} = 0 V$ 10 $V_{OUT-FORCED} = V_{OUT-NOM}$ 0 20 -40-20 60 80 TEMPERATURE (°C)

Figure 19. Enable Input Current vs. Temperature

Figure 20. Output Discharge Resistance vs. Temperature (NCP176A option only)







Figure 21. Power Supply Rejection Ratio

Figure 22. Output Voltage Noise Spectral Density






Figure 23. Turn-ON/OFF - VIN driven (slow)

Figure 24. Turn-ON - VIN driven (fast)

TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 1 \ V \ (V_{OUT-NOM} > 1.5 \ V) \ or \ V_{IN} = 2.5 \ V \ (V_{OUT-NOM} \le 1.5 \ V), \ V_{EN} = 1.2 \ V, \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ T_{J} = 25 ^{\circ} C.$




Figure 25. Turn–ON/OFF – EN driven




Figure 26. Line Transient Response




Figure 27. Line Transient Response




Figure 28. Load Transient Response




Figure 29. Load Transient Response




Figure 30. θ_{JA} and $P_{D(MAX)}$ vs. Copper Area

APPLICATIONS INFORMATION

General

The NCP176 is a high performance 500 mA low dropout linear regulator (LDO) delivering excellent noise and dynamic performance. Thanks to its adaptive ground current behavior the device consumes only 60 μ A of quiescent current (no–load condition).

The regulator features low noise of $48 \,\mu V_{RMS}$, PSRR of $75 \, dB$ at 1 kHz and very good line/load transient performance. Such excellent dynamic parameters, small dropout voltage and small package size make the device an ideal choice for powering the precision noise sensitive circuitry in portable applications.

A logic EN input provides ON/OFF control of the output voltage. When the EN is low the device consumes as low as 50 nA typ. from the IN pin.

The device is fully protected in case of output overload, output short circuit condition or overheating, assuring a very robust design.

Input Capacitor Selection (CIN)

Input capacitor connected as close as possible is necessary to ensure device stability. The X7R or X5R capacitor should be used for reliable performance over temperature range. The value of the input capacitor should be 1 μF or greater for the best dynamic performance. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto the input voltage.

There is no requirement for the ESR of the input capacitor but it is recommended to use ceramic capacitor for its low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during load current changes.

Output Capacitor Selection (C_{OUT})

The LDO requires an output capacitor connected as close as possible to the output and ground pins. The recommended capacitor value is 1 μ F, ceramic X7R or X5R type due to its low capacitance variations over the specified temperature range. The LDO is designed to remain stable with minimum effective capacitance of 0.8 μ F. When selecting the capacitor the changes with temperature, DC bias and package size needs to be taken into account. Especially for small package size capacitors such as 0201 the effective capacitance drops rapidly with the applied DC bias voltage (refer the capacitor's datasheet for details).

There is no requirement for the minimum value of equivalent series resistance (ESR) for the C_{OUT} but the maximum value of ESR should be less than 0.5 Ω . Larger capacitance and lower ESR improves the load transient response and high frequency PSRR. Only ceramic capacitors are recommended, the other types like tantalum capacitors not due to their large ESR.

Enable Operation

The LDO uses the EN pin to enable/disable its operation and to deactivate/activate the output discharge function (A-version only).

If the EN pin voltage is < 0.4 V the device is disabled and the pass transistor is turned off so there is no current flow between the IN and OUT pins. On A-version the active discharge transistor is active so the output voltage is pulled to GND through 60 Ω (typ.) resistor.

If the EN pin voltage is > 1.0 V the device is enabled and regulates the output voltage. The active discharge transistor is turned off.

The EN pin has internal pull-down current source with value of 150 nA typ. which assures the device is turned off when the EN pin is unconnected. In case when the EN function isn't required the EN pin should be tied directly to IN pin.

Output Current Limit

Output current is internally limited to a 750 mA typ. The LDO will source this current when the output voltage drops down from the nominal output voltage (test condition is $V_{OUT-NOM}-100 \text{mV}$). If the output voltage is shorted to ground, the short circuit protection will limit the output current to 750 mA typ. The current limit and short circuit protection will work properly over the whole temperature and input voltage ranges. There is no limitation for the short circuit duration.

Thermal Shutdown

When the LDO's die temperature exceeds the thermal shutdown threshold value the device is internally disabled. The IC will remain in this state until the die temperature decreases by value called thermal shutdown hysteresis. Once the IC temperature falls this way the LDO is back enabled. The thermal shutdown feature provides the protection against overheating due to some application failure and it is not intended to be used as a normal working function.

Power Dissipation

Power dissipation caused by voltage drop across the LDO and by the output current flowing through the device needs to be dissipated out from the chip. The maximum power dissipation is dependent on the PCB layout, number of used Cu layers, Cu layers thickness and the ambient temperature. The maximum power dissipation can be computed by following equation:

$$P_{D(MAX)} = \frac{T_J - T_A}{\theta_{.IA}} [W]$$
 (eq. 1)

Where $(T_J - T_A)$ is the temperature difference between the junction and ambient temperatures and θ_{JA} is the thermal resistance (dependent on the PCB as mentioned above).

The power dissipated by the LDO for given application conditions can be calculated by the next equation:

$$P_{D} = V_{IN} \cdot I_{GND} + (V_{IN} - V_{OUT}) \cdot I_{OUT}[W] \quad (eq. 2)$$

Where $I_{\mbox{\footnotesize{GND}}}$ is the LDO's ground current, dependent on the output load current.

Connecting the exposed pad and N/C pin to a large ground planes helps to dissipate the heat from the chip.

The relation of θ_{JA} and $P_{D(MAX)}$ to PCB copper area and Cu layer thickness could be seen on the Figure 30.

Reverse Current

The PMOS pass transistor has an inherent body diode which will be forward biased in the case when $V_{OUT} > V_{IN}$. Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

Power Supply Rejection Ratio

The LDO features very high power supply rejection ratio. The PSRR at higher frequencies (in the range above $100~\mathrm{kHz}$) can be tuned by the selection of C_{OUT} capacitor and proper PCB layout. A simple LC filter could be added to the LDO's IN pin for further PSRR improvement.

Enable Turn-On Time

The enable turn—on time is defined as the time from EN assertion to the point in which V_{OUT} will reach 98% of its nominal value. This time is dependent on various application conditions such as $V_{OUT-NOM}$, C_{OUT} and T_A .

PCB Layout Recommendations

To obtain good transient performance and good regulation characteristics place $C_{\rm IN}$ and $C_{\rm OUT}$ capacitors as close as possible to the device pins and make the PCB traces wide. In order to minimize the solution size, use 0402 or 0201 capacitors size with appropriate effective capacitance.

Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated from the equation above (Power Dissipation section). Exposed pad and N/C pin should be tied to the ground plane for good power dissipation.


ORDERING INFORMATION TABLE


Part Number	Voltage Option	Marking	Option	Package	Shipping [†]
NCP176AMX100TCG	1.0 V	AA			
NCP176AMX120TCG	1.2 V	AE			
NCP176AMX180TCG	1.8 V	AF	With output discharge		
NCP176AMX300TCG	3.0 V	AC			
NCP176AMX330TCG	3.3 V	AD		XDFN6	0000 / 7 0 0 0
NCP176BMX100TCG	1.0 V	DA		(Pb-Free)	3000 / Tape & Reel
NCP176BMX120TCG	1.2 V	DE			
NCP176BMX180TCG	1.8 V	DF	Without output discharge		
NCP176BMX300TCG	3.0 V	DC			
NCP176BMX330TCG	3.3 V	DD			


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PACKAGE DIMENSIONS

XDFN6 1.20x1.20, 0.40P CASE 711AT ISSUE A










NOTES:

- DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS
 DIMENSION b APPLIES TO PLATED
 TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.25mm FROM TERMINAL TIPS.
 4. COPLANARITY APPLIES TO THE PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.30	0.45	
A1	0.00	0.05	
b	0.13	0.23	
D	1.20 BSC		
D2	0.84	1.04	
E	1.20 BSC		
E2	0.20	0.40	
е	0.40 BSC		
L	0.15	0.25	
L1	0.05 REF		

RECOMMENDED MOUNTING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative