Dual Output Step-Down Converter 2.25 MHz High-Efficiency, Out of Phase Operation, Low Quiescent Current, Source up to 1.6 A

The NCP1532 dual step down DCDC converter is a monolithic integrated circuit dedicated to supply core and I/O voltages of new multimedia design in portable applications powered from 1–cell Li–ion or 3 cell Alkaline / NiCd / NiMH batteries.

Both channels are externally adjustable from 0.9 V to 3.3 V and can source totally up to 1.6 A, 1.0 A maximum per channel. Converters are running at 2.25 MHz switching frequency which reduces component size by allowing the use of small inductor (down to 1 μ H) and capacitors and operates 180° out of phase to reduce large amount of current demand on the battery. Automatic switching PWM/PFM mode and synchronous rectification offer improved system efficiency. The device can also operate into fixed frequency PWM mode for low noise applications where low ripple and good load transients are required.

Additional features include integrated soft-start, cycle-by-cycle current limit and thermal shutdown protection. The device can also be synchronized to an external clock signal in the range of 2.25 MHz.

The NCP1532 is available in a space saving, ultra low profile $3x3 \ x \ 0.55 \ mm \ 10 \ pin \ \mu DFN$ package.

Features

- Up to 97% Efficiency
- 50 µA Quiescent Current
- Synchronous Rectification for Higher Efficiency
- 2.25 MHz Switching Frequency, 180° Out of Phase
- Sources up to 1.6 A, 1.0 A Maximum per Channel
- Adjustable Output Voltage from 0.9 V to 3.3 V
- Mode Selection Pin: Eco Mode or Low Noise Mode
- 2.7 V to 5.5 V Input Voltage Range
- Thermal Limit Protection
- Short Circuit Protection
- All pins are fully ESD Protected
- This is a Pb–Free Device

Typical Applications

- Cellular Phones, Smart Phones and PDAs
- Digital Still Cameras
- MP3 Players and Portable Audio Systems
- Wireless and DSL Modems
- Portable Equipment



http://onsemi.com

		MARKING DIAGRAM			
•	UDFN10	1532			
	MU SUFFIX	AA AaLYW∎			
	CASE 506AT	AaLfvv			
		0			
Aa	= Assembly Loca (may be 1 or 2 o				
L	= Wafer Lot	,			
Y	= Year				
W	= Work Week				
•	= Pb-Free Packa	age			
(Note: Microdat may be in either leastion)					

(Note: Microdot may be in either location)





UDFN10

ORDERING INFORMATION

Device	Package	Shipping [†]
NCP1532MUAATXG	UDFN10 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



NOTE: Exposed pad of UDFN10 package - named pin11 - must be connected to system ground.

Figure 1. NCP1532 Typical Application

Pin	Pin Name	Туре	Description	
1	FB1	Analog Input	Feedback voltage from the output 1. This is the input to the error amplifier.	
2	EN1	Digital Input	Enable for converter 1. This pin is active HIGH (higher than 1.2 V) and is turned off b logic LOW (lower than 0.4 V. Do not leave this pin floating.	
3	VIN	Analog / Power Input	Power supply input for the PFET power stage, analog and digital blocks. The pin must be decoupled to ground by a 10 μF ceramic capacitor.	
4	SW1	Analog Output	Connection from power MOSFETs of output 1 to the Inductor.	
5	GND	Analog Ground	This pin is the GROUND reference for the analog section of the IC. The pin must be connected to the system ground by 10 μF low ESR ceramic capacitor.	
6	MODE/SYNC	Digital Input	Combination Mode Selection and Oscillator Synchronization. If this pin is LOW, the regulator runs in automatic switching PFM/PWM. With a HIGH level (equal or lower Analog Input voltage), the converter runs in PWM mode only. This pin can be also synchronized to an external clock in the range of 2.25 MHz; in this case the device runs in PWM mode only. Insert the clock before enabling the part is recommended to force external synchronization. Do not let this pin floating. Following rule is being used: "0": Eco mode, automatic switching PFM/PWM, 180° out of phase. "1": Low noise, forced PWM mode, 180° out of phase. "CLK": External synchronization, forced PWM mode, 0° in phase.	
7	SW2	Analog Output	Connection from power MOSFETs of output 2 to the Inductor.	
8	POR	Digital Output	Power On Reset. This is an open drain output. This output is shutting down when each output voltages are less than 90% of their nominal values and goes high after 120 ms when active outputs are within regulation. A pullup resistor around 500k should be connected between POR and V_{IN} , V_{OUT1} or V_{OUT2} depending on the supplied device.	
9	EN2	Digital Input	Enable for converter 2. This pin is active HIGH (higher than 1.2 V) and is turned off by logic LOW (lower than 0.4 V). Do not let this pin floating.	
10	FB2	Analog Input	Feedback voltage from the output 2. This is the input to the error amplifier.	
11	Exposed Pad	Power Ground	This pin is the GROUND reference for the NFET power stage of the IC. The pin must be connected to the system ground and to both input and output capacitors.	

PIN FUNCTION DESCRIPTION

BLOCK DIAGRAM



Figure 2. Simplified Block Diagram

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Minimum Voltage All Pins	V _{min}	-0.3	V
Maximum Voltage All Pins (Note 1)	V _{max}	7.0	V
Maximum Voltage EN1, EN2, MODE	V _{max}	V _{IN} + 0.3	V
Thermal Resistance Junction-to-Air (UDFN10 Package) Thermal Resistance Using Recommended Board Layout (Note 8)	R _{θJA}	200 40	°C/W
Operating Ambient Temperature Range (Notes 6 and 7)	T _A	-40 to 85	°C
Storage Temperature Range	T _{stg}	-55 to 150	°C
Junction Operating Temperature (Notes 6 and 7)	TJ	-40 to 150	°C
Latchup Current Maximum Rating $T_A = 85^{\circ}C$ (Note 4) Other Pins	Lu	±100	mA
ESD Withstand Voltage (Note 3) Human Body Model Machine Model	V _{esd}	2.0 200	kV V
Moisture Sensitivity Level (Note 5)	MSL	1	per IPC

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at $T_A = 25^{\circ}C$

2. According JEDEC standard JESD22-A108B

3. This device series contains ESD protection and exceeds the following tests: Human Body Model (HBM) per JEDEC standard: JESD22-A114

Machine Model (MM) per JEDEC standard: JESD22-A115

- 4. Latchup current maximum rating per JEDEC standard: JESD78.
- 5. JEDEC Standard: J-STD-020A.
- 6. In applications with high power dissipation (low V_{IN}, high I_{OUT}), special care must be paid to thermal dissipation issues. Board design considerations thermal dissipation vias, traces or planes and PCB material can significantly improve junction to air thermal resistance R_{0JA} (for more information, see design and layout consideration section). Environmental conditions such as ambient temperature Ta brings thermal limitation on maximum power dissipation allowed.

The following formula gives calculation of maximum ambient temperature allowed by the application: $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_d)$ Where

 T_J is the junction temperature,

 P_d is the maximum power dissipated by the device (worst case of the application), and $R_{\theta JA}$ is the junction-to-ambient thermal resistance.

7. To prevent permanent thermal damages, this device include a thermal shutdown which engages at 180°C (typical).

8. Board recommended UDFN10 layout is described in Layout Considerations section.

ELECTRICAL CHARACTERISTICS

(Typical values are referenced to $T_A = +25^{\circ}C$, Minimum and Maximum values are referenced $-40^{\circ}C$ to $+85^{\circ}C$ ambient temperature, unless otherwise noted, operating conditions $V_{IN} = 3.6 \text{ V}$, $V_{OUT1} = V_{OUT2} = 1.2 \text{ V}$, unless otherwise noted).

Rating	Conditions	Symbol	Min	Тур	Max	Unit
INPUT VOLTAGE				-		
Input Voltage Range		V _{IN}	2.7	_	5.5	V
Quiescent Current, No Switching, No Load No Load	MODE/SYNC = GND	Ι _Q		50 60	70 -	μA
Standby Current	EN1 = EN2 = GND	I _{STB}	-	0.3	1.0	μA
Under Voltage Lockout	V _{IN} Falling	V _{UVLO}	2.2	2.4	2.55	V
Under Voltage Hysteresis		V _{UVLOH}	-	100	-	mV
ANALOG AND DIGITAL PIN				-		
Positive Going Input High Voltage Threshold	EN1, EN2, MODE/SYNC	V _{IH}	1.2	_	-	V
Negative Going Input High Voltage Threshold	EN1, EN2, MODE/SYNC	V _{IL}	-	-	0.4	V
Digital Threshold Hysteresis	EN1, EN2, MODE/SYNC	V _{HYS}	-	100	-	mV
External Synchronization (Note 11) Minimum Maximum	MODE/SYNC	F _{SYNC}		1.8 3.0		MHz
POWER ON RESET (Note 9)						
Power On Reset Threshold	V _{OUT} Falling	V _{PORT}	-	89%	-	V
Power On Reset Hysteresis		V _{PORH}	-	3%	-	V
Power On Reset Delay (See Page 12)		T _{POR}	-	116	-	ms
OUTPUT PERFORMANCES			•			
Feedback Voltage Threshold	FB1, FB2	V _{FB}	-	0.6	-	V
Minimum Output Voltage		V _{OUT}	-	0.9	-	V
Maximum Output Voltage		V _{OUT}	-	3.3	-	V
Output Voltage Accuracy (Note 10)	Room Temperature Overtemperature Range	ΔV_{OUT}	_ _3%	±1% ±2%	_ +3%	%
Output Voltage load regulation NCP1532MUAATXG	Overtemperature Load = 100 mA to 600 mA	V _{LOADR}	-	-0.6	_	%
Load transient response	10 mA to 100 mA load step	V _{LOADT}	-	40	-	mV
Rise/Falltime 1 μs	(PFM to PWM mode) 200 mA to 600 mA load step (PWM to PWM mode)		-	85	-	
Output Voltage Line Regulation Load = 100 mA	V_{IN} = 2.7 V to 5.5 V	V _{LINER}	-	0.05	-	%
Line Transient Response Load = 100 mA	3.6 V to 3.2 V Line Step (Falltime = 50 μ s)	V _{LINET}	-	6.0	-	mV _{PP}
Output Voltage Ripple	I _{OUT} = 0 mA I _{OUT} = 300 mA	V _{RIPPLE}		8.0 3.0	- -	mV _{PP}
Soft-Start Time	Time from EN to 90% of Output Voltage	t _{START}	-	230	350	μs
Switching Frequency		F _{SW}	1.8	2.25	2.7	MHz
Duty Cycle		D	_	_	100	%

ELECTRICAL CHARACTERISTICS

(Typical values are referenced to $T_A = +25^{\circ}C$, Minimum and Maximum values are referenced $-40^{\circ}C$ to $+85^{\circ}C$ ambient temperature, unless otherwise noted, operating conditions $V_{IN} = 3.6 \text{ V}$, $V_{OUT1} = V_{OUT2} = 1.2 \text{ V}$, unless otherwise noted).

Rating	Conditions	Symbol	Min	Тур	Max	Unit
POWER SWITCHES						
High-Side MOSFET On-Resistance		R _{ONHS}	-	400	-	mΩ
Low-Side MOSFET On-Resistance		R _{ONLS}	-	300	-	mΩ
High-Side MOSFET Leakage Current		I _{LEAKHS}	-	0.05	-	μΑ
Low-Side MOSFET Leakage Current		I _{LEAKLS}	-	0.01	-	μΑ
PROTECTION						
DC-DC Short Circuit Protection	Peak Inductor Current	I _{PK}	1.2	1.6	-	А
Thermal Shutdown Threshold		T _{SD}	-	180	_	°C

T_{SDH}

_

40

_

°C

Thermal Shutdown Hysteresis

Refer to Power On Reset section for more information.
 The overall output voltage tolerance depends upon the accuracy of the external resistor (R1 and R2).

11. Guaranteed by design.

TABLE OF GRAPHS

	TYPICAL CHARACTERISTICS FOR STEP DOWN CONVERTER				
η	Efficiency	vs. Output Current	3, 4, 5, 6, 7, 8		
I _{q ON}	Quiescent Current, PFM no load	vs. Input Voltage	11		
I _{q OFF}	Standby Current, EN Low	vs. Input Voltage	10		
F _{SW}	Switching Frequency	vs. Ambient Temperature	16		
V _{LOADR}	Load Regulation	vs. Load Current	13		
V _{LOADT}	Load Transient Response		14, 15		
V _{LINER}	Line Regulation	vs. Output Current	12		
t _{START}	Soft Start		18		
I _{PK}	Short Circuit Protection		19		
V _{UVLO}	Under Voltage Lockout Threshold	vs. Ambient Temperature	20		
V _{IL} , V _{IH}	Enable Threshold	vs. Ambient Temperature	21		



Figure 3. Efficiency vs. Output Current (V_{IN} = 3.6 V, V_{OUT1} = 1.8 V, V_{OUT2} = 1.8 V, Temperature = 25°C) MODE/SYNC Pin = GND







DC/DC OPERATION DESCRIPTION

Detailed Description

The NCP1532 uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal.

The output voltages are set by the external resistor divider in the range of 0.9 V to 3.3 V and can source 1600 mA totally depending on device option.

The NCP1532 works with two modes of operation; PWM/PFM depending on the current required. In PWM mode, the device can supply voltage with a tolerance of $\pm 3\%$ and 90% efficiency or better. Lighter load currents cause the device to automatically switch into PFM mode to reduce current consumption (I_q = 50 µA) and extended battery life. For low noise applications, by pulling the MODE/SYNC Pin to V_{IN}, the device operates in PWM mode only.

Additional features include soft-start, undervoltage protection, current overload protection and thermal shutdown protection. As shown on Figure 1, only six external components are required for implementation. The part uses an internal reference voltage of 0.6 V. It is recommended to keep NCP1532 in shutdown until the input voltage is 2.7 V or higher. To reduce power demand on the battery, the two DC–DC operates out of phase. This reduces significantly spikes on V_{in} line. Using external synchronization, the two channels are working on same signal phase. See MODE/SYNC section for more information.

PWM Operating Mode

In this mode, the output voltage of the device is regulated by modulating the on-time pulse width of the main switch Q1 at a fixed 2.25 MHz frequency.

The switching of the PMOS Q1 is controlled by a flip–flop driven by the internal oscillator and a comparator that compares the error signal from an error amplifier with the sum of the sensed current signal and compensation ramp.

The driver switches ON and OFF the upper side transistor (Q1) and switches the lower side transistor in either ON state or in current source mode.

At the beginning of each cycle, the main switch Q1 is turned ON by the rising edge of the internal oscillator clock. The inductor current ramps up until the sum of the current sense signal and compensation ramp becomes higher than the error amplifier's voltage. Once this has occurred, the PWM comparator resets the flip-flop, Q1 is turned OFF while the synchronous switch Q2 is turned ON. Q2 replaces the external Schottky diode to reduce the conduction loss and improve the efficiency. To avoid overall power loss, a certain amount of dead time is introduced to ensure Q1 is completely turned OFF before Q2 is being turned ON.



PFM Operating Mode

Under light load conditions, the NCP1532 enters in low current PFM mode of operation to reduce power consumption. The output regulation is implemented by pulse frequency modulation. If the output voltage drops below the threshold of PFM comparator a new cycle will be initiated by the PFM comparator to turn on the switch Q1. Q1 remains ON during the minimum on time of the structure while Q2 is in its current source mode. The peak inductor current depends upon the drop between input and output voltage. After a short dead time delay where Q1 is switched OFF, Q2 is turned in its ON state. The negative current detector will detect when the inductor current drops below zero and sends the signal to turn Q2 in current source mode to prevent a too large deregulation of the output voltage. When the output voltage falls below the threshold of the PFM comparator, a new cycle starts immediately.



Soft-Start

The NCP1532 uses soft-start to limit the inrush current when the device is initially powered up or enabled. Soft-start is implemented by gradually increasing the reference voltage until it reaches the full reference voltage. During startup, a pulsed current source charges the internal soft-start capacitor to provide gradually increasing reference voltage. When the voltage across the capacitor ramps up to the nominal reference voltage, the pulsed current source will be switched off and the reference voltage will switch to the regular reference voltage.

Cycle-by-Cycle Current Limitation

From the block diagram (Figure 2), an I_{LIM} comparator is used to realize cycle-by-cycle current limit protection. The comparator compares the SW pin voltage with the reference voltage, which is biased by a constant current. If the inductor current reaches the limit, the ILIM comparator detects the SW voltage falling below the reference voltage and releases the signal to turn off the switch Q1. The cycle-by-cycle current limit is set at 1600 mA (nom).

Low Dropout Operation

The NCP1532 offers a low input to output voltage difference. The NCP1532 can operate at 100% duty cycle on both channels.

In this mode the PMOS (Q1) remains completely ON. The minimum input voltage to maintain regulation can be calculated as:

$$V_{IN}(min) = V_{OUT}(max) + (I_{OUT} \times (R_{DS(on)} R_{INDUCTOR})$$

(eq. 1)

- V_{OUT}: Output Voltage (V)
- IOUT: Maximum Output Current
- R_{DS(on)}: P-Channel Switch R_{DS(on)}
- R_{INDUCTOR}: Inductor Resistance (DCR)

Power On Reset

The Power On Reset (POR) is pulled low when either active converter is out of 89% of their regulation. When active outputs are in the range of regulation, a counter starts to provide the POR signal with a delay equal to 262,144 clock cycles. The delay is depending on internal clock frequency. If only one channel is active, POR runs only on the active output until the other converter is disabled. When this regulator becomes enabled, POR drops down until the second output reaches its voltage range. A pullup resistor (around 500 k) is needed to this open drain output. This resistor may be connected to V_{IN} or to an output voltage of one regulator if the device supplied cannot accept V_{IN} on the IO. In the case of POR being tied to V_{OUT}, POR is high when NCP1532 is off. In the case of FOR being tied to V_{OUT}, POR is low when NCP1532 is off.



Figure 24. POR Behavior vs. V_{OUT1}

Leave the POR pin unconnected when not used.

Mode Selection and Frequency Synchronization

The MODE/SYNC pin is a multipurpose pin which provides mode selection and frequency synchronization. When this pin is connected to ground, auto-switching PFM/PWM mode is selected which provides the best efficiency at light load and quiescent current with a good ripple compromise (less than 8 mV). Connecting this pin to V_{IN} enables PWM mode of operation, which provides the best low noise solution, low ripple and low load transient performance.

NCP1532 can also be synchronized to an external clock signal in the range from internal switching frequency to 3.0 MHz. Lower frequency causes the part enters one time in PFM/PWM mode, and the other time in PWM mode. Insert the clock before enabling the part is recommended to force external synchronization. This function allows synchronizing NCP1532 with another switching device such as the switching output of another DC to DC converter forced in PWM mode. This decreases noise dispersion generated by the converters.

Undervoltage Lockout

The Input voltage V_{IN} must reach 2.4 V (typ) before the NCP1532 enables the DC/DC converter output to begin the start up sequence (see soft–start section). The UVLO threshold hysteresis is typically 100 mV.

Shutdown Mode

When the EN pin has applied voltage of less than 0.4 V, the NCP1532 will be disabled. In shutdown mode, the internal reference, oscillator and most of the control circuitries are turned off. Therefore, the typical current consumption will be 0.3 μ A (typical value). Applying a voltage above 1.2 V to EN pin will enable the DC/DC converter for normal operation. The device will go through soft–start to normal operation.

Output Voltage Selection

The output voltage is programmed through an external resistor divider connected from V_{OUT} to FB then to GND.

For low power consumption and noise immunity, the resistor from FB to GND (R2) should be in the [100 k Ω 600 k] range. If R2 is 200 k given the V_{FB} is 0.6 V, the current through the divider will be 3.0 μ A.

The formula below gives the value of V_{OUT} , given the desired R1 and the R2 value:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) \mbox{(eq. 2)} \label{eq:VOUT}$$

- V_{OUT}: Output Voltage (V)
- V_{FB} : Feedback Voltage = 0.6 V
- R1: Feedback Resistor from V_{OUT} to FB
- R2: Feedback Resistor from FB to GND

Input Capacitor Selection

In PWM operating mode, the input current is pulsating with large switching noise. Using an input bypass capacitor can reduce the peak current transients drawn from the input supply source, thereby reducing switching noise significantly. The capacitance needed for the input bypass capacitor depends on the source impedance of the input supply.

The maximum RMS current occurs at 50% duty cycle with maximum output current, which is IO, max/2.

For NCP1532, a low profile ceramic capacitor of $10 \,\mu\text{F}$ should be used for most of the cases. For effective bypass results, the input capacitor should be placed as close as possible to the VIN Pin. Capacitors with 10 V rated voltage are recommended to avoid DC bias effect over input voltage range.

Thermal Shutdown

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction Temperature is exceeded. If the junction temperature exceeds 180°C, the device shuts down. In this mode all power transistors and control circuits are turned off. The device restarts in soft start after the temperature drops below 140°C. This feature is provided to prevent catastrophic failures from accidental device overheating.

Short Circuit Protection

When one output is shorted to ground, the device limits the inductor current. The duty-cycle is minimum and the consumption on the input line is 300 mA (typ). When the short circuit condition is removed, the device returns to the normal mode of operation.

APPLICATION INFORMATION

Murata	GRM21BR61A106	10 μF
Taiyo Yuden	JMK212BJ106	10 μF
TDK	C2012X5R1A106	10 μF

Table 1. LIST OF INPUT CAPACITOR

Output L-C Filter Design Considerations

The NCP1532 is built in 2.25 MHz frequency and uses current mode architecture. The correct selection of the output filter ensures good stability and fast transient response.

Due to the nature of the buck converter, the output L–C filter must be selected to work with internal compensation. For NCP1532, the internal compensation is internally fixed and it is optimized for an output filter of L = $2.2 \,\mu\text{H}$ and $C_{OUT} = 10 \,\mu\text{F}$.

The corner frequency is given by:

$$f = \frac{1}{2\pi\sqrt{\mathsf{L} \times \mathsf{C}_{\mathsf{OUT}}}} = \frac{1}{2\pi\sqrt{2.2\ \mu\mathsf{H} \times 10\mu\mathsf{F}}} = 34\ \mathsf{kHz} \tag{eq. 3}$$

The device operates with inductance value of 2.2 μ H. If the corner frequency is moved, it is recommended to check the loop stability depending of the accepted output ripple voltage and the required output current. Take care to check the loop stability. The phase margin is usually higher than 45°.

Table 2.	Table 2:	L-C FII	LTER E	XAMPLE
----------	----------	---------	--------	--------

Inductance (L)	Output Capacitor (C _{OUT})
1.0 μH	22 μF
2.2 μH	10 μF
4.7 μΗ	4.7 μF

Inductor Selection

The inductor parameters directly related to device performances are saturation current and DC resistance and inductance value. The inductor ripple current (ΔI_L) decreases with higher inductance:

$$\Delta I_{L} = \frac{V_{OUT}}{L \times f_{SW}} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
 (eq. 4)

- ΔI_L : Peak-to-Peak Inductor Ripple Current
- L: Inductor Value
- f_{SW} : Switching Frequency

The saturation current of the inductor should be rated higher than the maximum load current plus half the ripple current:

$$I_{L}(max) = I_{O}(max) + \frac{\Delta I_{L}}{2} \qquad (eq. 5)$$

- I_L(max): Maximum Inductor Current
- I_O(max): Maximum Output Current

The inductor's resistance will factor into the overall efficiency of the converter. For best performances, the DC resistance should be less than 0.3Ω for good efficiency.

Table	3.	LIST	OF	INDU	CTOR
-------	----	------	----	------	------

FDK	MIPW3226 series	
TDK	VLF3010AT series	
	TFC252005 series	
Taiyo Yuden	LQ CBL2012	
Coil craft	DO1605 Series	
	LPS4018 series	

Output Capacitor Selection

Selecting the proper output capacitor is based on the desired output ripple voltage. Ceramic capacitors with low ESR values will have the lowest output ripple voltage and are strongly recommended. The output capacitor requires either an X7R or X5R dielectric. We recommend to place a capacitor with rated voltage much higher than the output voltage selected by the external divider. Capacitors with 10 V rated voltages are recommended from 2.0 V to 3.3 V output voltages.

The output ripple voltage in PWM mode is given by:

$$\Delta V_{OUT} = \Delta I_{L} \times \left(\frac{1}{4 \times f_{SW} \times C_{OUT}} + ESR\right) (eq. 6)$$

Murata	GRM219R61A475	4.7 μF
	GRM21BR61A106	10 μF
Taiyo Yuden	JMK212BY475MG	4.7 μF
	JMK212BJ106MG	10 μF
TDK	C2012X5R1A475	4.7 μF
	C2012X5R1A106	10 μF

Table 4. LIST OF OUTPUT CAPACITOR

Feed–Forward Capacitor Selection

The feed-forward capacitor sets the feedback loop response and is critical to obtain good loop stability. Given that the compensation is internally fixed, an 18 pF or higher ceramic capacitor is needed. Choose a small ceramic capacitor X7R or X5R or COG dielectric.

LAYOUT CONSIDERATIONS

Electrical Layout Considerations

Implementing a high frequency DC–DC converter requires respect of some rules to get a powerful portable application. Good layout is key to prevent switching regulators to generate noise to application and to themselves.

Electrical layout guide lines are:

- Use short and large traces when large amount of current is flowing.
- Keep the same ground reference for input and output capacitors to minimize the loop formed by high current path from the battery to the ground plane.
- Isolate feedback pin from the switching pin and the current loop to protect against any external parasitic signal coupling. Add a feed-forward capacitor between VOUT and FB which adds a zero to the loop and participates to the good loop stability. A 18 pF

capacitor is recommended to meet compensation requirements. A four layer PCB with a ground plane and a power plane will help NCP1532 noise immunity and loop stability.

Thermal Layout Considerations

High power dissipation in small package leads to thermal consideration such as:

- Enlarge the V_{IN} trace and add several vias that are connected to power plane.
- Connect the GND pin to the top plane.
- Join top, bottom and each ground plane together using several free vias in order to increase dissipation capability.

For high ambient temperature and high power dissipation requirements, refer to notes 7, 8, and 9 to prevent any thermal issue.



Figure 25.

PACKAGE DIMENSIONS

UDFN10 3x3, 0.5P CASE 506AT-01

ISSUE A



NOTES: 1. DIMENSIONING AND TOLERANCING PER

- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- 2 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30mm FROM TERMINAL. 3.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.45	0.50	0.55	
A1	0.00	0.03	0.05	
A3	0.127 REF			
b	0.18	0.25	0.30	
D	3.00 BSC			
D2	2.40	2.50	2.60	
E	3.00 BSC			
E2	1.70	1.80	1.90	
е	0.50 BSC			
K	0.19 TYP			
L	0.30	0.40	0.50	

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative