

MMBFU310LT1G

JFET Transistor

N-Channel

Features

- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	25	Vdc
Gate-Source Voltage	V_{GS}	25	Vdc
Gate Current	I_G	10	mAdc

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS



Total Device Dissipation FR-5 Board (Note 1) $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	225 1.8	mW mW/ $^\circ\text{C}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	556	$^\circ\text{C/W}$
Junction and Storage Temperature	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

1. FR-5 = $1.0 \times 0.75 \times 0.062$ in.




ON Semiconductor®

www.onsemi.com



SOT-23 (TO-236AB)
CASE 318-08
STYLE 10

MARKING DIAGRAM



M6C = Device Code

M = Date Code*

▪ = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or overbar may vary depending upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping†
MMBFU310LT1G	SOT-23 (Pb-Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MMBFU310LT1G

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Gate-Source Breakdown Voltage - ($I_G = -1.0 \mu\text{Adc}$, $V_{DS} = 0$)	$V_{(BR)GSS}$	-25	-	Vdc
Gate 1 Leakage Current - ($V_{GS} = -15 \text{ Vdc}$, $V_{DS} = 0$)	I_{G1SS}	-	-150	pA
Gate 2 Leakage Current - ($V_{GS} = -15 \text{ Vdc}$, $V_{DS} = 0$, $T_A = 125^\circ\text{C}$)	I_{G2SS}	-	-150	nAdc
Gate Source Cutoff Voltage - ($V_{DS} = 10 \text{ Vdc}$, $I_D = 1.0 \text{ nAdc}$)	$V_{GS(off)}$	-2.5	-6.0	Vdc

ON CHARACTERISTICS

Zero-Gate-Voltage Drain Current - ($V_{DS} = 10 \text{ Vdc}$, $V_{GS} = 0$)	I_{DSS}	24	60	mAdc
Gate-Source Forward Voltage - ($I_G = 10 \text{ mAdc}$, $V_{DS} = 0$)	$V_{GS(f)}$	-	1.0	Vdc

SMALL-SIGNAL CHARACTERISTICS

Forward Transfer Admittance - ($V_{DS} = 10 \text{ Vdc}$, $I_D = 10 \text{ mAdc}$, $f = 1.0 \text{ kHz}$)	$ Y_{fs} $	10	18	mmhos
Output Admittance - ($V_{DS} = 10 \text{ Vdc}$, $I_D = 10 \text{ mAdc}$, $f = 1.0 \text{ kHz}$)	$ y_{os} $	-	250	μmhos
Input Capacitance - ($V_{GS} = -10 \text{ Vdc}$, $V_{DS} = 0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	C_{iss}	-	5.0	pF
Reverse Transfer Capacitance - ($V_{GS} = -10 \text{ Vdc}$, $V_{DS} = 0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	C_{rss}	-	2.5	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 1. Drain Current and Transfer Characteristics vs Gate-Source Voltage




Figure 2. Forward Transconductance vs Gate-Source Voltage

MMBFU310LT1G




Figure 3. Common-Source Output Admittance and Forward Transconductance vs Drain Current




Figure 4. On Resistance and Junction Capacitance vs Gate-Source Voltage




Figure 5. Common-Gate Y Parameter Magnitude vs Frequency




Figure 6. Common-Gate S Parameter Magnitude vs Frequency




Figure 7. Common-Gate Y Parameter Phase-Angle vs Frequency




Figure 8. S Parameter Phase-Angle vs Frequency


MMBFU310LT1G

PACKAGE DIMENSIONS

SOT-23 (TO-236)

CASE 318-08

ISSUE AR



NOTES:


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
c	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
T	0°		10°	0°		10°

STYLE 10:

1. DRAIN
2. SOURCE
3. GATE

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative