
Switchmode Series NPN Silicon Power Transistors (4A / 400V / 75W)

FEATURES


- $V_{CEO(SUS)} \ge 400V$ @ $I_C = 10$ mA, $I_B = 0$
- $V_{CE(sat)} = 1.0V \text{ (Max.)} @ I_C = 4 \text{ A}, I_B = 1 \text{ A}$
- Switching time t_f = 0.9 μ s (Max.) @ I_C = 2 A
- 700V blocking capability



These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220V SWITCHMODE applications such as switching regulators, inverters, motor controls, solenoid/relay drivers and deflection circuits.



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (T _C = 25°C unless otherwise specified)					
SYMBOL	PARAMETER		VALUE	UNIT	
V _{CEV}	Collector to base voltage (V _{BE} = 0) 70		700		
V _{CEO}	Collector to emitter voltage (I _B = 0)		400	V	
V _{EBO}	Emitter to base voltage		9		
I _C	Collector current - continuous		4		
I _{CM}	Peak collector current (Note 1)		8	Α	
I _B	Base current - continuous		2		
I _{BM}	Peak base current (Note 1)		4		
I _E	Emitter current - continuous		6		
I _{EM}	Peak emitter current (Note 1)		12		
P _D	Total power dissipation	T _C = 25°C	75	W	
r _D	Derate above 25°C		0.6	W/°C	
T _j	Junction temperature		150	°C	
T _{stg}	Storage temperature		-65 to 150	٠	
TL	Maximum lead temperature for soldering purposes: 1/16" from case for ≤ 10 seconds		265	°C	

Note: 1. Pulse test : Pulse width = 5ms, duty cycle ≤ 10%



THERMAL CHARACTERISTICS (T _C = 25°C unless otherwise specified)					
SYMBOL	SYMBOL PARAMETER		UNIT		
R _{th(j-c)}	Maximum thermal resistance, junction to case	1.67	°C/W		
R _{th(j-a)}	Maximum thermal resistance, junction to ambient	62.5.	- 6/00		

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
OFF CH	ARACTERISTICS					•	
I _{CEV}	Collector cutoff current	V _{CE} = 700V, V _{BE(off)} = 1.5V			1.0		
		V _{CE} = 700V, V _{BE(off)} = 1.5V, T _C = 100°C			5.0		
I _{CEO}	Collector cutoff current	V _{CE} = 400V, I _B = 0			0.1	- mA	
I _{EBO}	Emitter cutoff current	V _{EBO} = 9V, I _C = 0			1.0		
V _{CEO(SUS)} *	Collector to emitter sustaining voltage	I _C = 10mA, I _B = 0	400				
$V_{(BR)CEV}$	Collector to base breakdown voltage	I _C = 10mA, V _{BE} = 0	700			V	
$V_{(BR)EBO}$	Emitter to base breakdown voltage	I _E = 10mA, I _C = 0	9				
ON CHA	RACTERISTICS					•	
	Forward current transfer ratio	I _C = 1A, V _{CE} = 5V	10		60		
h _{FE}	(DC current gain)	I _C = 2A, V _{CE} = 5V	8		40		
		I _C = 1A, I _B = 0.2A			0.5		
.,	Collector to emitter saturation voltage	I _C = 2A, I _B = 0.5A			0.6	- V	
V _{CE(sat)*}		I _C = 4A, I _B = 1A			1.0		
		I _C = 2A, I _B = 0.5A, T _C = 100°C			1.0		
V _{BE(on)*}	Base to emitter on voltage	I _C = 1A, I _B = 0.2A			1.2	V	
		I _C = 2A, I _B = 0.5A			1.6		
		I _C = 2A, I _B = 0.5A, T _C = 100°C			1.5		
O DYNAM	C CHARACTERISTICS			1		•	
f _T	Transition frequency (Current gain- Bandwidth product)	I _C = 0.5A, V _{CE} = 10V, f _{test} = 1MHz	4			MHz	
C _{ob}	Output capacitance	V _{CB} = 10V, I _E = 0, f _{test} = 0.1MHz		65		pF	
© SWITCH	ING CHARACTERISTICS					•	
t _d	Delay time			0.03	0.1		
t _r	Rise time	V_{CC} = 125V, I_{C} = 2A I_{B1} = I_{B2} = 0.4A, I_{p} = 25 μ s duty clcye \leq 1%		0.35	0.7		
ts	Storage time			2.0	4.0	_ μs _	
t _f	Fall time			0.45	0.9		

^{*}Pulsed : Pulse duration = 300 μ s, duty cycle = 2%.



Fig.1 DC current gain




Fig.2 $V_{CE(sat)}$ - I_B characteristics (Typical)





Fig.3 V_{BE} - I_C characteristics (Typical)






Fig.4 $V_{CE(sat)}$ - I_C characteristics (Typical)




Fig.5 Collector cutoff region





Fig.6 Capacitance



Reverse voltage, V_R (V)



Fig.7 Turn-On time

1
0.5
0.5
0.2
0.1
0.05
0.02
0.01
0.04
0.1 0.2 0.4 1 2 4

Collector current, I_C (A)




Fig.9 Test conditions for dynamic performance

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING	
TEST CIRCUITS	DUTY CYCLE $\leq 10\%$ 68Ω $1N4933$ 33Ω $1N4933$ $1N4$	+125V ORC DUT OSCOPE -4.0V	
CIRCUIT	Coil Data : GAP for 200 μ H / 20A V_{CC} = 20V Ferroxcube Core #6656 L_{coil} = 200 μ H V_{clamp} = 300 Vdc Full Bobbin (~16 Turns) #16	$V_{CC} = 125V$ $R_C = 62\Omega$ $D1 = 1N5820 \text{ or Equiv.}$ $R_B = 22\Omega$	
TEST WAVEFORMS	$t_{f} \text{ CLAMPED}$ $t_{f} \text{ UNCLAMPED} \approx t_{2}$ $t_{f} \text{ ADJUSTED TO}$ $OBTAIN I_{C}$ $t_{1} \approx \frac{L_{COII}(I_{CPK})}{V_{CC}}$ $t_{2} \approx \frac{L_{COII}(I_{CPK})}{V_{clamp}}$ $TIME \longrightarrow t_{2}$ $Test Equipment$ $Scope-Tektronics$ $475 \text{ or Equivalent}$	+10V	



Fig.10 Typical thermal response $[Z_{th(i-c)}(t)]$






Fig.11 Forward bias safe operating area (FBSOA)



Collector-Emitter voltage, V_{CE} (V)

Fig.12 Reverse bias switching safe operating area (RBSOA)



Collector-Emitter voltage, V_{CE} (V)

FORWARD BIAS

There are two limitations on the power handling ability of a transistor:average junction temperature and second breakdown. Safe operating area curves indicate I_{C} - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Fig.11 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Fig.11 may be found at any case temperature by using the appropriate curve on Fig.13.

 $T_{J(pk)}$ may be calculated from the data in Fig.10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations mposed by second breakdown.

REVERSE BLAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and repesents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Fig.12 gives the complete RBSOA characteristics.

SECOND BREAKDOWN Power derating factor 0.8 DERATING 0.6 THERMAL 0.4 0.2 0 20 100 40 120 160 140 Case temperature, T_C (°C)

Fig.13 Forward bias power derating

