#### **Initial Release**

# **High Speed Quad MOSFET Driver**

#### **Features**

- ▶ 6ns rise and fall time
- 2A peak output source/sink current
- ▶ 1.2V to 5V input CMOS compatible
- ▶ ±5V to ±12V supply voltage operation
- Smart Logic threshold
- ▶ Low jitter design
- Quad matched channels
- Drives two N and two P-channel MOSFETs
- Outputs can swing below ground
- ▶ Built-in level translator for negative gate bias
- ▶ User-defined damping for return-to-zero applications
- ► Non-inverting gate driver OUT, for easy logic
- Low inductance quad flat no-lead package
- Thermally-enhanced package

### **Applications**


- ▶ Ultrasound PN code transmitter
- Medical ultrasound imaging
- ▶ Piezoelectric transducer drivers
- Nondestructive evaluation
- ► High speed level translator
- High voltage bipolar pulser

## **General Description**

The Supertex MD1813 is a high-speed quad MOSFET driver. It is designed to drive two N and two P-channel, high voltage, DMOS FETs for medical ultrasound applications, but may be used in any application that needs a high output current for a capacitive load. The input stage of the MD1813 is a high-speed level translator that is able to operate from logic input signals of 1.2 to 5.0 volt amplitude. An adaptive threshold circuit is used to set the level translator threshold to the average of the input logic 0 and logic 1 levels. The level translator uses a proprietary circuit, which provides DC coupling together with high-speed operation.

The output stage of the MD1813 has separate power connections, enabling the output signal L and H levels to be chosen independently from the driver supply voltages. As an example, the input logic levels may be 0V and 1.8V, the control logic may be powered by +5V and -5V, and the output L and H levels may be varied anywhere over the range of -5V to +5V. The output stage is capable of peak currents of up to ±2 amps. depending on the supply voltages used and load capacitance. The OE pin serves a dual purpose. First, its logic H level is used to compute the threshold voltage level for the channel input level translators. Secondly, when OE is low, the outputs are disabled, with the A output high and the B output low. This assists in properly pre-charging the coupling capacitors that may be used in series in the gate drive circuit of an external PMOS and NMOS. A built-in level shifter is for PMOS gate negative bias driving. It enables the user-defined damping control to generate return-to-zero bipolar output pulses. The MD1813 has a non-inverting driver OUT, for easy logic.

## **Typical Application Circuit**



NR031706

Davisa	Package Option		
Device	16-lead 4x4x0.9 QFN		
MD1813	MD1813K6-G		










## 16-Lead QFN (K6) Package



# 16-Lead QFN (K6) Pin Configuration



## **Pin Description**

Pin#	Function	Description
1	IN <sub>B</sub>	Logic input. Controls OUT <sub>B</sub> when OE is high.
2	V <sub>L</sub>	Supply voltage for N-channel output stage.
3	GND	Device ground.
4	$V_{NEG}$	Supply voltage the auxiliary gate drive.
5	IN <sub>c</sub>	Logic input. Controls OUT <sub>c</sub> when OE is high.
6	IN <sub>D</sub>	Logic input. Controls OUT <sub>D</sub> when OE is high.
7	V <sub>ss</sub>	Supply voltage for low-side analog, level shifter, and gate drive circuit.
8	OUT <sub>D</sub>	Output driver.
9	OUT <sub>c</sub>	Output driver.
10	$OUT_G$	Auxiliary output driver.
11	V <sub>H</sub>	Supply voltage for P-channel output stage
12	OUT <sub>B</sub>	Output driver.
13	OUT <sub>A</sub>	Output driver.
14	V <sub>DD</sub>	Supply voltage for high-side analog, level shifter, and gate drive circuit.
15	IN <sub>A</sub>	Logic input. Controls OUT <sub>A</sub> when OE is high.
16	OE	Output enable logic input.

Note: Thermal pad and pin #4,  $V_{\rm NEG}$  must be connected externally.

## **Absolute Maximum Ratings**

Parameter	Value
V <sub>DD</sub> -V <sub>SS</sub> , Logic Supply Voltage	-0.5V to +13.5V
V <sub>H</sub> , Output High Supply Voltage	$V_L$ -0.5V to $V_{DD}$ +0.5V
V <sub>L</sub> , Output Low Supply Voltage	$V_{ss}$ -0.5V to $V_{H}$ +0.5V
Vss, Low Side Supply Voltage	-7V to +0.5V
V <sub>NEG</sub> -V <sub>SS</sub> , Negative Supply Voltage	V <sub>ss</sub> -13.5V to V <sub>ss</sub> +0.5V
Logic Input Levels	V <sub>ss</sub> -0.5V to V <sub>ss</sub> +7V
Maximum Junction Temperature	+125°C
Storage Temperature	-65°C to 150°C
Soldering Temperature	235°C
Package Power Dissipation	2.2W

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

**DC Electrical Characteristics**  $(V_H = V_{DD} = 12V, \ V_L = V_{SS} = GND = 0V, \ V_{NEG} = -12V, \ V_{OE} = 3.3V, \ T_J = 25^{\circ}C)$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V <sub>DD</sub> -V <sub>SS</sub>	Logic supply voltage	4.5	-	13	V	
V <sub>ss</sub>	Low side supply voltage	-5.5	-	0	V	
V <sub>H</sub>	Output high supply voltage	V <sub>ss</sub> +2	-	V <sub>DD</sub>	V	
V <sub>L</sub>	Output low supply voltage	V <sub>ss</sub>	-	V <sub>DD</sub> -2	V	
V <sub>NEG</sub>	Negative supply voltage	-13	-	V <sub>ss</sub> -2	V	May connect to $V_{\rm SS}$ if ${\rm OUT_G}$ not used
I <sub>DDQ</sub>	V <sub>DD</sub> quiescent current	-	0.9	-	mA	
I <sub>HQ</sub>	V <sub>H</sub> quiescent current	-	-	10	μA	
I <sub>NEGQ</sub>	V <sub>NEG</sub> quiescent current		120	-	μA	
I <sub>DD</sub>	V <sub>DD</sub> average current	-	8.0	-	mA	$V_{H} = V_{DD} = 12V, V_{SS} = V_{LL} = GND = 0V,$
I <sub>H</sub>	V <sub>H</sub> average current	-	22	-	mA	$V_{NEG} = -12V$ ,
I <sub>NEG</sub>	V <sub>NEG</sub> average current	-	1.0	-	mA	One channel on at 5.0Mhz, No load
V <sub>IH</sub>	Input logic voltage high	V <sub>OE</sub> -0.3	-	5.0	V	
V <sub>IL</sub>	Input logic voltage low	0	-	0.3	V	For logic inputs INL INL INL and INL
I <sub>IH</sub>	Input logic current high	-	-	1.0	μA	For logic inputs ${\rm IN_A}$ , ${\rm IN_B}$ , ${\rm IN_C}$ , and ${\rm IN_D}$
I	Input logic current low	-	-	1.0	μA	
V <sub>IH</sub>	OE Input logic voltage high	1.8	-	5.0	V	
V <sub>IL</sub>	OE Input logic voltage low	0	-	0.3	V	For logic input OE
R <sub>IN</sub>	Input logic impedance to GND	12	20	30	ΚΩ	
C <sub>IN</sub>	Logic input capacitance	-	5.0	10	pF	

Outputs  $(V_H = V_{DD} = 12V, V_L = V_{SS} = GND = 0V, V_{NEG} = -12V, V_{OE} = 3.3V, T_J = 25^{\circ}C)$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions
R <sub>SINK</sub>	Output sink resistance	-	-	12.5	Ω	I <sub>SINK</sub> = 50mA
R <sub>SOURCE</sub>	Output source resistance	-	-	12.5	Ω	I <sub>SOURCE</sub> = 50mA
ISINK	Peak output sink current	-	2.0	-	Α	
SOURCE	Peak output source current	-	2.0	-	Α	

### **AC Electrical Characteristics**

 $(V_H = V_{DD} = 12V, V_L = V_{SS} = GND = 0V, V_{NEG} = -12V, V_{OE} = 3.3V, T_J = 25^{\circ}C)$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions	
t <sub>irf</sub>	Input or OE rise & fall time	-	-	10	ns	Logic input edge speed requirement	
t <sub>PLH</sub>	Propagation delay when output is from low to high	-	7.0	-	ns		
t <sub>PHL</sub>	Propagation delay when output is from high to low	-	7.0	1	ns		
t <sub>POE</sub>	Propagation delay OE to output	-	9.0	-	ns	C <sub>LOAD</sub> = 1000pF, see timing diagram Input signal rise/fall time 2ns	
t <sub>PCG</sub>	Propagation delay $\mathrm{IN}_{\mathrm{c}}$ to $\mathrm{OUT}_{\mathrm{g}}$	-	28	-	ns		
t <sub>r</sub>	Output rise time	-	6.0	-	ns		
t <sub>f</sub>	Output fall time	-	6.0	-	ns		
It,-t,I	Rise and fall time matching	-	1.0	-	ns		
I t <sub>PLH</sub> -t <sub>PHL</sub> I	Propagation low to high and high to low matching	-	1.0	-	ns	for each channel	
$\Delta t_{\sf dm}$	Propagation delay matching	-	±2.0	-	ns	Device to device delay match	

# **Logic Truth Table**

Logic Inputs			Output			
OE	IN <sub>A</sub>	IN <sub>B</sub>	Ol	OUT <sub>A</sub>		
Н	L	L	V	V <sub>H</sub>		
Н	L	Н	V	<b>/</b> н	V <sub>L</sub>	
Н	Н	L	V	/ <sub>L</sub>	V <sub>H</sub>	
Н	Н	Н	V	V <sub>L</sub>		
L	Х	Х	V	<b>/</b> Н	V <sub>L</sub>	
OE*	IN <sub>c</sub>	IN <sub>D</sub>	OUT <sub>c</sub>	OUT <sub>G</sub>	OUT <sub>D</sub> **	
	L	L	V <sub>H</sub>	V <sub>ss</sub>	V <sub>L</sub>	
	L	Н	V <sub>H</sub>	V <sub>ss</sub>	V <sub>H</sub>	
	Н	L	V <sub>L</sub> V <sub>NEG</sub>		V <sub>L</sub>	
	Н	Н	V <sub>L</sub>	V <sub>NEG</sub>	V <sub>H</sub>	

<sup>\*</sup> No control to  ${\rm OUT_G}$ ,  ${\rm OUT_C}$ , or  ${\rm OUT_D}$ , \*\*  ${\rm OUT_D}$  is non-inverting output

## **Application Information**

For proper operation of the MD1813, low inductance bypass capacitors should be used on the various supply pins. The GND pin should be connected to the logic ground. The IN<sub>A</sub>, IN<sub>B</sub>, IN<sub>C</sub>, IN<sub>D</sub> and OE pins should be connected to a logic source with a swing of GND to  $V_{\rm cc}$ , where  $V_{\rm cc}$  is 1.2 to 5.0 volts. Good trace practices should be followed corresponding to the desired operating speed. The internal circuitry of the MD1813 is capable of operating up to 100MHz, with the primary speed limitation being the loading effects of the load capacitance. Because of this speed and the high transient currents that result with capacitive loads, the bypass capacitors should be as close to the chip pins as possible. Unless the load specifically requires bipolar drive, the  $V_{ss}$ , and  $V_{\iota}$  pins should have low inductance feed-through connections directly to a ground plane. If these voltages are not zero, then they need bypass capacitors in a manner similar to the positive power supplies. The power connections  $\boldsymbol{V}_{\!\scriptscriptstyle DD}$  should have a ceramic bypass capacitor to the ground plane with short leads and decoupling components to prevent resonance in the power leads.

Output drivers,  $OUT_A$  and  $OUT_C$ , drive the gate of an external P-channel MOSFET, while output drivers  $OUT_B$  and  $OUT_D$  drive the gate of an external N-channel MOSFET, and they all swing from  $V_H$  to  $V_L$ . The auxiliary output drive,  $OUT_G$ , swings from  $V_{SS}$  to  $V_{NEG}$ , and drives the external P-channel MOSFET as negative bias via a  $2K\Omega$  series resistor.

The voltages of  $V_H$  and  $V_L$  decide the output signal levels. These two pins can draw fast transient currents of up to 2A, so they should be provided with an appropriate bypass capacitor located next to the chip pins. A ceramic capacitor of up to 1.0 $\mu$ F may be


appropriate, with a series ferrite bead to prevent resonance in the power supply lead coming to the capacitor. Pay particular attention to minimizing trace lengths, current loop area, and using sufficient trace width to reduce inductance. Surface mount components are highly recommended. Since the output impedance of this driver is very low, in some cases it may be desirable to add a small series resistance in series with the output signal to obtain better waveform transitions at the load terminals. This will of course reduce the output voltage slew rate at the terminals of a capacitive load.


The OE pin sets the threshold level of logic for inputs ( $V_{OE} + V_{GND}$ ) / 2. When OE is low, OUT<sub>A</sub> is at V<sub>H</sub>. OUT<sub>B</sub> is at V<sub>L</sub>, regardless of the inputs IN<sub>A</sub> or IN<sub>B</sub>. This pin will not control OUT<sub>C</sub>, OUT<sub>D</sub>, or OUT<sub>G</sub>.


Pay particular attention that parasitic couplings are minimized from the output to the input signal terminals. The parasitic feedback may cause oscillations or spurious waveform shapes on the edges of signal transitions. Since the input operates with signals down to 1.2V, even small coupled voltages may cause problems. Use of a solid ground plane and good power and signal layout practices will prevent this problem. Be careful that a circulating ground return current from a capacitive load cannot react with common inductance to cause noise voltages in the input logic circuitry. Best timing performance is obtained for  $\mathsf{OUT}_{\mathbb{C}}$  when the voltage of  $(\mathsf{V}_{\mathsf{SS}}\mathsf{-}\mathsf{V}_{\mathsf{NEG}})=(\mathsf{V}_{\mathsf{H}}\mathsf{-}\mathsf{V}_{\mathsf{L}}).$ 

When input logic is high, output will swing to  $V_L$ , and when input logic is low, output will swing to  $V_H$ . All inputs must be kept low until the device is powered up.

## 16-Lead QFN Package Outline (K6)







// ccc C		
NX 0.08C 4 1	SIDE VIEW	SEATING PLANE -C-
·	D2 →	
	D2/2	
<b>\</b>		
<del></del>		
₹ <del>V</del>		4
Z	<b>├</b> ─}	E2/2
e	<b>E</b> 1111	
	Z	
1		
/		L ADVI
INDEX AREA (D/2 xE/2)	N N-1	NXb bbb C A B
(D/2 XE/2)		ddd(M) C
SEE DETAIL		

Symbol	Height Dimensions					
	Min	Nom	Max			
D BSC	4.0					
E BSC		4.0				
е		0.65				
D2	2.0	2.15	2.25			
E2	2.0	2.15	2.25			
b	0.25	0.30	0.35			
I	0.45	0.55	0.65			
Α	0.80	0.90	1.0			
A1	0.00	0.02	0.05			
A3		0.20 ref				
L1	0.03		0.15			
Issue	Α					

Bottom ID Dimensions				
AA	ВВ	СС	DD	
344	344	181	181	

Tolerance of Form & Position			
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.05		
Issue	Α		

#### Notes:

- 1. Dimensioning and tolerancing conform to ASME Y14.5m 1994.
- 2. All dimensions are in millimeters, all angles are in degrees (°).
- 3. The terminal #1 identifier and terminal numbering convention shall conform to JEDEC publication 95, SPP-002. Details of terminal #1 identifier are optional, but must be located within the zone indicated. The terminal #1 identifier may be either a mold or marked feature.
- 4. Depending on the method of lead termination at the edge of the package, pull back (L1) may be present. L minus L1 to be equal to or greater than 0.33mm.
- 5. Dimension B applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension B should not be measured in that radius area.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2006 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.