μP Supervisory Circuits

The MAX707/708 are cost–effective system supervisor circuits designed to monitor V_{CC} in digital systems and provide a reset signal to the host processor when necessary. No external components are required.

The reset output is driven active within 20 µsec of V_{CC} falling through the reset voltage threshold. Reset is maintained with 200 mS of delay time after V_{CC} rise above the reset threshold. The MAX707/708 have a low quiescent current of 12 µA at V_{CC} = 3.3 V, an active–high RESET and active–low RESET with a push–pull output. The output is guaranteed valid down to V_{CC} = 1.0 V. The MAX707/708 have a Manual Reset MR input and a +1.25 V threshold detector for power–fail input PFI. These devices are available in a Micro8 and SOIC–8 package.

Features

- Precision Supply–Voltage Monitor MAX707: 4.63 V Reset Threshold Voltage MAX708: Standard Reset Threshold Voltages (Typical): 4.38 V, 3.08 V, 2.93 V, 2.63 V
- Reset Threshold Available from 1.6 V to 4.9 V with 100 mV Increments (Factory Option)
- 200 mS (Typ) Reset Timeout Delay
- $12 \,\mu A \,(V_{CC} = 3.3 \, V)$ Quiescent Current
- Active_High and Active_Low Reset Output
- Guaranteed RESET_L and RESET Output Valid to $V_{CC} = 1.0 \text{ V}$
- Voltage Monitor for Power–Fail or Low–Battery Warning
- 8 Pin SOIC or Micro8 Package
- Pb-Free Packages are Available

Applications

- Computers
- Embedded System
- Battery Powered Equipment
- Critical µP Power Supply Monitor



PIN CONFIGURATION



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.



Figure 1. Representative Block Diagram

MAXIMUM RATINGS (Note 1)

Rating		Symbol	Value	Unit
Supply Voltage		V _{CC}	6.0	V
Output Voltage		V _{out}	–0.3 to (V _{CC} + 0.3)	V
Output Current (All Outputs)		l _{out}	20	mA
Input Current (V _{CC} and GND)		l _{in}	20	mA
Thermal Resistance Junction-to-Air	Micro8 SOIC–8	$R_{ hetaJA}$	248 187	°C/W
Operating Ambient Temperature		T _A	-40 to +85	°C
Storage Temperature Range		T _{stg}	-40 to +125	°C
LatchUp Performance	Positive Negative	ILATCHUP	300 280	mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

 This device series contains ESD protection and exceeds the following tests: Human Body Model 2000 V per MIL–STD–883, Method 3015. Machine Model Method 200 V.

2. The maximum package power dissipation limit must not be exceeded.

$$P_{D} = \frac{T_{J}(max) - T_{A}}{R_{\theta}JA} \qquad \text{with } T_{J}(max) = 150^{\circ}C$$

ELECTRICAL CHARACTERISTICS (V_{CC} = 1.0 V to 5.5 V, $T_A = -40^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = 25^{\circ}C$, $V_{CC} = 3.3$ V.)

Characteristics	Symbol	Min	Тур	Max	Unit
Operating Voltage Range	V _{CC}	1.0	-	5.5	V
Supply Current	I _{CC}				μΑ
$V_{CC} = 3.3 V$ $V_{CC} = 5.5 V$		-	12 16	22 28	
		_	10	20	V
Reset Threshold MAX707	V _{TH}				V
$T_A = +25^{\circ}C$		4.56	4.63	4.70	
$T_A = -40^{\circ}C$ to +85°C MAX708		4.50		4.75	
$T_A = +25^{\circ}C$		4.31	4.38	4.45	
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		4.25		4.50	
MAX708T T _A = +25°C		3.03	3.08	3.13	
$T_A = -40^{\circ}$ C to +85°C		3.00	0.00	3.15	
MAX708S		0.00	0.00	0.07	
$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to +85°C		2.89 2.85	2.93	2.97 3.00	
MAX708R					
$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to +85°C		2.59 2.55	2.63	2.67 2.70	
Reset Threshold Hysteresis	V _{HYS}		0.01 V _{TH}	_	mV
V_{CC} Falling Reset Delay ($V_{CC} = V_{TH} + 0.2 \text{ V to } V_{TH} - 0.2 \text{ V}$)	t _{PD}	_	20	_	μS
Reset Active Timeout Period	t _{RP}	140	200	330	mS
RESET_L, RESET_H Output Low Voltage	V _{ol}				V
$V_{CC} \ge 1.0 \text{ V}, \text{ I}_{ol} = 100 \mu\text{A}$	- 01	-	-	0.3	
$V_{CC} > 2.7 \text{ V}, I_{ol} = 1.2 \text{ mA}$		-	-	0.3 0.3	
$V_{CC} > 4.5 \text{ V}, \text{ I}_{ol} = 3.2 \text{ mA}$		-	-	0.3	
RESET_L, RESET_H Output High Voltage $V_{CC} \ge 1.0 \text{ V}, \text{ I}_{oh} = 50 \ \mu\text{A}$	V _{oh}	0.8 V _{CC}	_	_	V
$V_{CC} > 2.7 \text{ V}, I_{oh} = 500 \mu\text{A}$		0.8 V _{CC}	-	-	
$V_{CC} > 4.5 \text{ V}, I_{oh} = 800 \ \mu\text{A}$		0.8 V _{CC}	-	-	
MR_L Pull-up Resistance	R _{MRI}	50	-	_	KΩ
MR_L Pulse Width (V _{TH} (max) $<$ V _{CC} $<$ 5.5 V)	t _{MR}	1.0	-	_	μS
MR_L Glitch Rejection (V _{TH} (max) $<$ V _{CC} $<$ 5.5 V)	-	-	0.1	-	μS
MR_L High_level Input Threshold (V _{TH} (max) $<$ V _{CC} $<$ 5.5 V)	V _{IH}	0.7 V _{CC}	-	-	V
MR_L Low_level Input Threshold (V _{TH} (max) $<$ V _{CC} $<$ 5.5 V)	V _{IL}	-	-	0.3 V _{CC}	V
MR_L to RESET_L and RESET_H Output Delay (V _{TH} (max) $<$ V _{CC} $<$ 5.5 V)	t _{MD}	-	0.2	-	μS
PFI Input Threshold (V_{CC} = 3.3 V, PFI Falling)	-	1.20	1.25	1.3	V
PFI Input Current	-	-250	0.01	250	nA
PFI to PFO Delay (V_{CC} = 3.3 V, $V_{OVERDRIVE}$ = 15 mV)	-	-	3.0	-	μS
PFO_L Output Low Voltage	V _{ol}				V
$V_{CC} = 2.7 \text{ V}, \text{ I}_{ol} = 1.2 \text{ mA}$		-	-	0.3	
$V_{CC} = 4.5 \text{ V}, \text{ I}_{OI} = 3.2 \text{ mA}$		-	-	0.3	
PFO_L Output High Voltage $V_{CC} = 2.7 \text{ V}, I_{oh} = 500 \ \mu\text{A}$	V _{oh}	0.8 V _{CC}	_	_	V
$V_{CC} = 4.5 \text{ V}, I_{oh} = 800 \mu\text{A}$		0.8 V _{CC}	_	_	

PIN DESCRIPTION (Pin No.	with parentheses is for Micro8 package.)
--------------------------	--

Pin No.	Symbol	Description
1 (3)	MR	Manual Reset Input. MR can be driven from TTL/CMOS logic or from a manual Reset switch. This input, when floating, is internally pulled up to V_{CC} with 50 k Ω resistor.
2 (4)	V _{CC}	Supply Voltage: C = 100 nF is recommended as a bypass capacitor between V_{CC} and GND.
3 (5)	GND	Ground Reference
4 (6)	PFI	Power Fail Voltage Monitor Input. When PFI is less than 1.25 V, $\overline{\text{PFO}}$ goes low. Connect PFI to GND or V _{CC} when not used.
5 (7)	PFO	Power Fail Monitor Output. When PFI is less than 1.25 V, it goes low and sinks current. Otherwise, it remains high.
6 (8)	NC	Non-connective Pin
7 (1)	RESET	Active Low RESET can be triggered by V _{CC} below the threshold level or by a low signal on \overline{MR} . It remains low for 200 ms (typ.) after V _{CC} rises above the reset threshold.
8 (2)	RESET	Active high RESET output the inverse of RESET one.











Figure 3. MAX707/708 Series 1.60 V Reset Output Source Current vs. Input Voltage



Figure 5. MAX707/708 Series 2.93 V Reset Output Source Current vs. Input Voltage



APPLICATIONS INFORMATION

Microprocessor Reset

To generate a processor reset, the manual Reset input allows different reset sources. A pushbutton switch can be

one of these. It is effectively debounced by the 1.0 μ s minimum reset pulse width. As \overline{MR} is TTL/CMOS logic compatible, it can be driven by an external logic line.



Figure 12. RESET and MR Timing

V_{CC} Transient Rejection

The MAX707/708 provides accurate V_{CC} monitoring and reset timing during power-up, power-down, and brownout/sag conditions, and rejects negative glitches on the power supply line. Figure 13 shows the maximum transient duration vs. maximum negative excursion (overdrive) for glitch rejection. For a given overdrive, the point of the curve is the maximum width of the glitch allowed before the device generates a reset signal. Transient immunity can be improved by adding a capacitor (100 nF for example) in close proximity to the V_{CC} pin of the MAX707/708.







RESET Signal Integrity During Power–Down

The MAX707/708 RESET output is valid until V_{CC} falls below 1.0 V. Then, the output becomes an open circuit and no longer sinks current. This means CMOS logic inputs of the μ P will be floating at an undetermined voltage. Most digital systems are completely shutdown well above this voltage. However, in the case RESET must be maintained valid to V_{CC} = 0 V, a pull down resistor must be connected from RESET to ground to discharge stray capacitances and hold the output low (Figure 14). This resistor value, though not critical, should be chosen large enough not to load RESET and small enough to pull it to ground. R = 100 k Ω will be suitable for most applications.



Figure 14. Ensuring RESET Valid to V_{CC} = 0 V

Interfacing with µPs with Bidirectional I/O Pins

Some μ Ps have bidirectional reset pins. If, for example, the RESET output is driven high and the μ P wants to put it low, indeterminate logic level may result. This can be avoided by adding a 4.7 k Ω resistor in series with the output of the MAX707/708 (Figure 15). If there are other components in the system that require a reset signal, they should be buffered so as not to load the reset line. If the other



components are required to follow the reset I/O of the μ P, the buffer should be connected as shown with the solid line.





Monitoring Additional Supply Levels

When connecting a voltage divider to PFI and adjusting it properly, you can monitor a voltage different than the unregulated DC one. As shown in Figure 16, to increase noise immunity, hysteresis may be added to the power–fail comparator just by a resistor between \overline{PFO} and PFI. Not to unbalance the potential divider network, R3 should be 10 times the sum of the two resistors R1 and R2. If required, a capacitor between PFI and GND will reduce the sensitivity of the circuit to high–frequency noise on the line being monitored. The \overline{PFO} output may be connected to \overline{MR} input to generate a low level on the \overline{RESET} when V_{CC_1} drops out of tolerance. Thus a \overline{RESET} is generated when one of the two voltages is below its threshold level.



$$V_{L} = 1.25 + R1 \times \left(\frac{1.25}{R2} + \frac{1.25 - V_{CC_2}}{R3}\right)$$
$$V_{H} = 1.25 \times (1 + R1 \times \left(\frac{R2 + R3}{R2 \times R3}\right))$$
$$V_{HYS} = V_{H} - V_{L} = \frac{R1 \times V_{CC_2}}{R3}$$



ORDERING INFORMATION

Device	Marking	Reset V _{CC} Threshold (V)	Package	Shipping [†]
MAX707ESA-T	S707	4.63	SOIC-8	2500 Tape & Reel
MAX707ESA-TG	\$707	4.63	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX708ESA-T	S708	4.38	SOIC-8	2500 Tape & Reel
MAX708ESA-TG	S708	4.38	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX708RESA-T	S708R	2.63	SOIC-8	2500 Tape & Reel
MAX708RESA-TG	S708R	2.63	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX708SESA-T	S708S	2.93	SOIC-8	2500 Tape & Reel
MAX708SESA-TG	\$708\$	2.93	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX708TESA-T	S708T	3.08	SOIC-8	2500 Tape & Reel
MAX708TESA-TG	S708T	3.08	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX707CUA-T	SAC	4.63	Micro8	4000 Tape & Reel
MAX707CUA-TG	SAC	4.63	Micro8 (Pb–Free)	4000 Tape & Reel
MAX708CUA-T	SAD	4.38	Micro8	4000 Tape & Reel
MAX708CUA-TG	SAD	4.38	Micro8 (Pb–Free)	4000 Tape & Reel
MAX708RCUA-T	SAG	2.63	Micro8	4000 Tape & Reel
MAX708RCUA-TG	SAG	2.63	Micro8 (Pb–Free)	4000 Tape & Reel
MAX708SCUA-T	SAF	2.93	Micro8	4000 Tape & Reel
MAX708SCUA-TG	SAF	2.93	Micro8 (Pb–Free)	4000 Tape & Reel
MAX708TCUA-T	SAE	3.08	Micro8	4000 Tape & Reel
MAX708TCUA-TG	SAE	3.08	Micro8 (Pb–Free)	4000 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

Micro8 CASE 846A-02 **ISSUE F**





- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS. SHALL NOT EVCEED 4 16 (00 MED RED R) DE
- PROTRUSIONS OF GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) DED SUPE
- PER SIDE. 5. 846A-01 OBSOLETE, NEW STANDARD 846A-02.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	2.90	3.10	0.114	0.122
С		1.10		0.043
D	0.25	0.40	0.010	0.016
G	0.65 BSC		0.026 BSC	
Н	0.05	0.15	0.002	0.006
J	0.13	0.23	0.005	0.009
K	4.75	5.05	0.187	0.199
L	0.40	0.70	0.016	0.028

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOIC-8 CASE 751-07 ISSUE AG



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INCHES		
DIM	MIN MAX		MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
κ	0.40	1.27	0.016	0.050	
м	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Micro8 is a trademark of International Rectifier.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personse to scill was and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.