General Description

The MAX516 combines four low-power, programmablethreshold comparators on a single CMOS IC. Separate 8-bit digital-to-analog converters (DACs) drive the comparator inverting (-) inputs so that individual trip thresholds can be digitally set. All noninverting (+) comparator inputs are brought out as analog inputs (AIN0-AIN3). Each comparator output swings high when its analog input exceeds its digitally set threshold. All four DACs share a common reference input to optimize matching and eliminate external trims

Digital inputs and comparator outputs are compatible with TTL and CMOS logic. A separate logic supply (Vcc) allows comparator output levels to be set independently of VDD. The MAX516 operates conveniently from a single supply with VDD tied to VCC. Commercial, extended, and military temperature ranges are provided in 24-pin narrow DIP and wide SO packages.

Applications

- Window Comparators
- Power-Supply Monitors
- Alarm Limit Detectors
- **Battery Chargers**
- Automated Test Equipment
- Process Control

Functional Diagram



- 4 Comparators and 4 DACs
- Digitally Set Threshold
- Monotonic Over Temperature
- Parallel Microprocessor Interface
- +5V to +15V Supply Operation

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSBs)
MAX516ACNG	0°C to +70°C	24 Narrow Plastic DIP	± 1
MAX516BCNG	0 C to +70 C	24 Narrow Plastic DIP	±2
MAX516ACWG	0 C to +70 C	24 Wide SO	±1
MAX516BCWG	0 C to +70 C	24 Wide SO	±2
MAX516BC/D	0 C to +70 C	Dice*	±2
MAX516AENG	-40 C to +85 C	24 Narrow Plastic DIP	+1
MAX516BENG	-40 C to +85 C	24 Narrow Plastic DIP	±2
MAX516AEWG	-40 C to +85 C	24 Wide SO	±1
MAX516BEWG	-40 C to +85 C	24 Wide SO	+2
MAX516AMRG	-55 C to +125 C	24 Narrow CERDIP**	±1
MAX516BMRG	-55 C to +125 C	24 Narrow CERDIP**	±2

* Contact factory for dice specifications.

** Contact factory for availability and processing to MIL-STD-883

Pin Configuration





/VI/IXI/VI is a registered trademark of Maxim Integrated Products

Features

ABSOLUTE MAXIMUM RATINGS

MAX516

V _{DD} to GND V _{CC} to GND V _{DD} to V _{CC} Digital Input Voltage to GND REF to GND Comparator Input to GND C0–C3 to GND (Note 1) Continuous Current V _{CC} or GND.	0.3V, VDD + 0.3V 0.3V, +17V 0.3V, VDD + 0.3V 0.3V, VDD + 0.3V 0.3V, VDD + 0.3V 0.3V, VDD + 0.3V GND, VCC + 0.3V
Continuous Current V _{CC} or GND	12mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
Narrow Plastic DIP (derate 8.7mW/°C above +70°C)480mW	
Wide SO (derate 11.8mW/°C above +70°C)650mW	
Narrow CERDIP (derate 12.5mW/°C above +70°C)690mW	
Operating Temperature Ranges:	
MAX516_C0°C to +70°C	
MAX516_E40°C to +85°C	
EF00 ha 10590	

MAADIO E	
MAX516_MRG	55°C to +125°C
Store Temperature Range	65°C to +165°C
Lead Temperature (soldering, 10s	sec)+300°C

Note 1: The outputs may be shorted to GND or VDD. provided the package's power dissipation is not exceeded.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = V_{CC} = +4.75V, REF = +1.25V \text{ or } V_{DD} = V_{CC} = +16.5V, REF = +10V; GND = 0V; T_A = T_{MIN} \text{ to } T_{MAX}, unless otherwise noted.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	түр	MAX	UNITS
STATIC PERFORMANCE		· · · · · · · · · · · · · · ·				
Resolution	N		8			Bits
Total Unadjusted Error	TUE	MAX516A			±1	LSB
	TUE	MAX516B	1		±2	
Relative Accuracy		MAX516A			±0.5	LSB
	INL	MAX516B	T		±1	
Differential Nonlinearity	DNL	Guaranteed monotonic	I		±1	l SB
		MAX516A		-	±0.5	LSB
Full-Scale Error	ļ	MAX516B			<u>±</u> 1	
Full-Scale Temperature Coefficient		V _{DD} = 15V, REF = 10V	-	±5		ppm/ C
	-	T _A = +25 C MAX516A	[±5	
		TA = TMIN to TMAX			±10	i mV
Zero-Code Error	1	TA = +25 C MAX516B			±10	
		TA = TMIN to TMAX			±15	
Zero-Code Temperature Coefficient				±30		μV/ C
REFERENCE INPUT (4.75V ≤ V	DD ≤ 16.5V)	·				
Reference Input Range	REF		1.25		VDD -3.50	V
Reference Input Resistance	RREF	Worst-case code	3.0	4.5		kΩ
Reference Input Capacitance	CREF	Worst-case code (Note 2)		100	250	pF
COMPARATOR INPUT (4.75V	$\leq V_{DD} \leq 16.5$	()				
Comparator Input Range	VAIN		0		VDD	V
		T _A = +25 °C		50	300	nA
Comparator Input Bias Current	IB	TA = TMIN to TMAX	I	100	400	

1111X1111

2

ELECTRICAL CHARACTERISTICS (continued)

(VDD = VCC = +4.75V, REF = +1.25V or VDD = VCC = +16.5V, REF = +10V; GND = 0V; TA = TMIN to TMAX, unless otherwise noted.) CONDITIONS PARAMETER SYMBOL MIN TYP MAX UNITS DIGITAL INPUTS D0–D7, \overline{WR} , \overline{CS} , (4.75 \leq V_{DD} \leq 16.5V) Input High Voltage Vinh 2.4 V Input Low Voltage V VINL 0.8 Input Leakage Current VIN = 0V or VDD lin ±1 μA All except MAX516_MRG 10 Input Capacitance CiN (Note 2) рF MAX516 MRG 15 DIGITAL OUTPUTS C0-C3 (Vcc = 5V) Output High Voltage ISOURCE = 200µA νон Vcc - 1 ٧ Output Low Voltage VOL ISINK = 1.6mA 0.4 ٧ DYNAMIC PERFORMANCE (1.25V ≤ REF ≤ VDD - 3.5V, 0V ≤ AIN < VDD -2V) Digital Input to Comparator Out Delay toco (Note 3) 0.8 20 μs Analog Input to Comparator Out Delay (Note 4) 0.8 taco 1.5 μs TIMING CHARACTERISTICS CS to WR Setup Time 0 tcs ns CS to WR Hold Time tсн 0 ns Address to WR Setup Time tas 50 30 ns Address to WR Hold Time 5 Ω tан ns Data Valid to WR Setup Time tDS 50 30 ns Data Valid after WR Hold Time t_{DH} 5 0 ns WRITE Pulse Width 120 50 twR ns POWER SUPPLIES V_{DD} Range VDD 4.75 16.5 V V_{CC} Range Vcc 4.75 V_{DD} + 0.30 ٧ Positive Supply Current Logic inputs < VIL or > VIH 10 loo mΑ Logic Supply 1cc 10 μΑ

Note 2: Guaranteed by design. Not production tested.

Note 3: V_{DD} = 5.00V, differential comparator input voltage changes by 1.25V with 5mV overdrive. V_{IN} must be 3.5V less than V_{DD}, or longer propagation delays will result.

Note 4: Not tested, but guaranteed by correlation to tDCO.

Typical Operating Characteristics



_Pin Description

PIN	NAME	FUNCTION
1, 2	C1, C0	Comparator Outputs
3	Vcc	Comparator Output Supply
4,5	AIN1, AIN0	Comparator Analog Inputs
6	GND	Ground
7	сs	CHIP SELECT
8	WR	WRITE
9, 10	A1, A0	DAC Address Inputs
1-18	D7-D0	DAC Data Inputs, 8 bits
19	REF	Reference Input
20, 21	AIN3, AIN2	Comparator Analog Inputs
22	VDD	Positive Supply Voltage
23, 24	C3, C2	Comparator Outputs

Detailed Description

The MAX516 contains four analog comparators and four matched 8-bit digital-to-analog converters (DACs). The voltage output of each DAC is expressed in the equation: $V_{DAC} = REF \times N/256$,

where N is the numerical equivalent of the 8-bit DAC input code (D0-D7). N ranges from 0 to 255 and may be set to a different level for each DAC (Table 1). The DAC output, VDAC, does not appear on an output pin of the MAX516 but is instead compared to an analog input signal by one of four internal comparators (see *Functional Diagram*). A comparator output is high when AIN is more positive than the comparator's digitally set threshold.

Table 1. Comparator	Threshold vs.	DAC Input Code
---------------------	---------------	----------------



Reference Input

Comparator trip thresholds vary digitally between 0V and 1LSB below REF. All DACs share the same reference input.

The input impedance of REF is code dependent. The lowest impedance, typically $2k\Omega$, occurs when 0101 0101 (HEX 55) is loaded into D0-D7 on all four DACs. When 0000 0000 is loaded into all DACs, REF appears as an open circuit. Because the input resistance at REF is code dependent, the reference source should have an output impedance of no more than 4Ω to maintain linearity. Input capacitance at REF is also code dependent and typically varies between 100pF and 250pF.

Comparator Inputs

The "+" input of each comparator is brought out to AIN0-AIN3. Comparator input bias current is typically 100nA. Analog source resistances below $1.25k\Omega$ generate less than 250μ V of bias-current induced comparator offset error.

Digital Interface

The digital inputs (D0-D7, CS, WR) are both TTL and 5V CMOS logic compatible: however, the power-supply current, IDD, depends on input logic levels. Supply currents will be highest with TTL levels (tested limits are with worst-case logic levels). Supply current is reduced when digital inputs are driven near GND and above 4V.

Address lines A0 and A1 select which DAC receives data from the input port. Because CS and WR are internally ORed, the write cycle begins only after both go low, but data is latched and transferred to a DAC when either input returns high. Figure 1 shows the input control logic, Table 2 lists DAC addresses, and Table 3 is the truth table for WR and CS. Figure 2 shows write-cyle timing.



Figure 1. Input Control Logic

1V1 /1 X 1 / VI



Figure 2. Write-Cycle Timing

Table 2. DAC Addressing

A1	A0	SELECTED DAC	
0	0	DAC0 Input Register	
0	1	DAC1 Input Register	
1	0	DAC2 Input Register	
1	+ 1	DAC3 Input Register	

Table 3. Write-Cycle Truth Table

cs	WR	FUNCTION
1	x	No operation. The MAX516 is deselected. Existing register contents remain unchanged.
0	0	DAC contents for selected address are loaded. but do not update the DAC until WR goes high.
0	⊤ ↑ 	Latch D0-D7 into input register of the selected DAC on rising edge.

NOTES: X = Don't Care. $\uparrow = Rising Edge$

Applications Information Power-Supply and Reference Operating Ranges

The MAX516 is fully specified to operate with VDD between +4.75V and +16.5V and is specified to operate with a reference input range of +1.25V to VDD -3.5V.

The comparator output supply, V_{CC}, has a range of +4.5V to (V_{DD} + 0.3V). This allows the comparators' logic-high output levels to be set independently from V_{DD}. In most applications, simply connect V_{CC} and V_{DD} together.

MIXIM _

Comparator outputs typically swing within 200mV of the supply rails when loaded with CMOS logic inputs.

Hysteresis

When analog input signals are slow moving or contain noise, comparator outputs may "chatter" near the threshold point. Be sure that proper power-supply bypass capacitors are in place (see *Grounds and Bypassing* section), because supply current rises when an output switches.

Hysteresis may be added to any or all comparators to further resist oscillation during output transitions. This is accomplished with two resistors, as shown in Figure 3. When hysteresis is added, the threshold point will shift slightly as a result of the voltage divider formed by R1 and R2. The amount of shift is described below:

$$\begin{split} V_{TH} &= V_T \begin{pmatrix} R1 \\ R2 \end{pmatrix} + 1 \end{pmatrix} \\ V_{TL} &= V_T \begin{pmatrix} R1 \\ R2 \end{pmatrix} + 1 - V_{CC} \begin{pmatrix} R1 \\ R2 \end{pmatrix} \\ V_{HYS1} &= V_{1H} - V_{TL} \\ V_{HYS1} &= V_{CC} \begin{pmatrix} R1 \\ R2 \end{pmatrix} \end{split}$$

VT is the threshold voltage set by the internal DAC with no hysteresis connected. VTH is the shifted high-going threshold with hysteresis added. VTL is the shifted low-going threshold with hysteresis. VHYST is the total hysteresis and equals VTH - VTL. Note that VTL and VHYST change with VCC. With VCC = 5V, R1 = 1k\Omega, and R2 = 200k\Omega, VHYST = 25mV. Even though R1 is relatively small, the impedance seen by the signal source is large: R1 + R2. However, if R1 is large, input bias current (400nA

_ 5



Quad Comparator with

Figure 3. Adding Hysteresis to Any Comparator

max over temp.) may add offset error. $1k\Omega \times 400nA = 0.4mV$ offset error is due to bias current.

Grounds and Bypassing

Careful PC-board layout significantly minimizes crosstalk among the reference input, comparator outputs, and digital inputs. Keep digital and analog lines separate, and use ground traces as shields between them where possible. Separate AIN0-AIN3 and REF from each other by running a ground trace between these pins.

Bypass both V_{DD} and V_{CC} to GND with a combination of a 0.1μ F low ESR and a 4.7μ F capacitor close to the device. If V_{DD} and V_{CC} are connected together, only one set of bypass capacitors is needed. If REF is not an AC input, it should be bypassed as well. Keep bypasscapacitor leads short for best supply noise rejection.

Applications

Threshold detection is often useful in automated test applications. Four individual thresholds can be independently altered under software control.

Figure 4 shows the connection for a hardware window comparison. DAC0 provides the upper trip point. DAC1 the lower trip point. The difference between the trip points is the window size. The AIN0 and AIN1 inputs are tied together. One logic output is inverted and then ORed with the noninverted comparator output. The window output goes high when the analog input sits between the thresholds set by DAC0 and DAC1. The external logic in Figure 4 can also be simulated in software, or use a single comparator to perform a window comparison by loading two threshold limits in succession and noting the comparator results of each (Figure 5).



Figure 4. Window Comparison



Figure 5. Microprocessor Interface



NOTE: Substrate connected to VDD

*Μ*ΛΧΙ*Μ*

6



WIXIW

7





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1994 Maxim Integrated Products

8

MAXIM is a registered trademark of Maxim Integrated Products.