

## **General Description**

The MAX5078A/MAX5078B high-speed MOSFET drivers source and sink up to 4A peak current. These devices feature a fast 20ns propagation delay and 20ns rise and fall times while driving a 5000pF capacitive load. Propagation delay time is minimized and matched between the inverting and noninverting inputs. High sourcing/sinking peak currents, low propagation delay, and thermally enhanced packages make the MAX5078A/ MAX5078B ideal for high-frequency and high-power circuits.

The MAX5078A/MAX5078B operate from a 4V to 15V single power supply and consume 40µA (typ) of supply current when not switching. These devices have an internal logic circuitry that prevents shoot-through during output state changes to minimize the operating current at a high switching frequency. The logic inputs are protected against voltage spikes up to +18V, regardless of the V<sub>DD</sub> voltage. The MAX5078A has CMOS input logic levels while the MAX5078B has TTL-compatible input logic levels.

The MAX5078A/MAX5078B feature both inverting and noninverting inputs for greater flexibility in controlling the MOSFET. They are available in a 6-pin TDFN (3mm x 3mm) package and operate over the automotive temperature range of -40°C to +125°C.

**Applications** Motor Control Power MOSFET Switching Switch-Mode Power Supplies **Power-Supply Modules DC-DC Converters** 

### 4V TO 15V Vdd /VI/IXI/VI MAX5078A MAX5078B IN+ 001 PWM IN \_\_\_\_ O IN-GND

## 

**Typical Operating Circuit** 

#### Features

- 4V to 15V Single Power Supply
- ♦ 4A Peak Source/Sink Drive Current
- 20ns (typ) Propagation Delay
- Matching Delay Between Inverting and Noninverting Inputs
- VDD / 2 CMOS (MAX5078A)/TTL (MAX5078B) Logic Inputs
- ♦ 0.1 x V<sub>DD</sub> (CMOS) and 0.3V (TTL) Logic-Input **Hvsteresis**
- Up to +18V Logic Inputs (Regardless of VDD) Voltage)
- Low Input Capacitance: 2.5pF (typ)
- ♦ 40µA (typ) Quiescent Current
- ♦ -40°C to +125°C Operating Temperature Range
- ♦ 6-Pin TDFN Package

## **Ordering Information**

PART	PART TEMP PIN- RANGE PACKAGE		TOP MARK	PKG CODE	
MAX5078AATT	-40°C to +125°C	6 TDFN-EP*	AHL	T633-1	
MAX5078BATT	-40°C to +125°C	6 TDFN-EP*	AHM	T633-1	

\*EP = Exposed pad.

# **Selector Guide**

PART	PIN-PACKAGE	LOGIC INPUT
MAX5078AATT	6 TDFN-EP	V <sub>DD</sub> / 2 CMOS
MAX5078BATT	6 TDFN-EP	TTL

# Pin Configuration



#### Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642. or visit Maxim's website at www.maxim-ic.com.

## **ABSOLUTE MAXIMUM RATINGS**

(Voltages referenced to GND.)

ν	$-0.31/t_{0.1}+1.81/$
88	
IN+, IN	
OUT	0.3V to (V <sub>DD</sub> + 0.3V)
OUT Short-Circuit Duration	10ms
Continuous Source/Sink Current at OUT_ (	P <sub>D</sub> < P <sub>DMAX</sub> )200mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
6-Pin TDFN-EP (derate 18.2mW/°C above +	-70°C)1454mW
Junction-to-Case Thermal Resistance $(\theta_{JC})$	8.5°C/W
Operating Temperature Range	40°C to +125°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = 4V \text{ to } 15V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = 15V$  and  $T_A = +25^{\circ}C.$  (Note 1)

PARAMETER	SYMBOL	CONDIT	IONS	MIN	ТҮР	МАХ	UNITS
POWER SUPPLY	•			•			
V <sub>DD</sub> Operating Range	V <sub>DD</sub>			4		15	V
V <sub>DD</sub> Undervoltage Lockout	UVLO	V <sub>DD</sub> rising		3.00	3.5	3.85	V
V <sub>DD</sub> Undervoltage Lockout Hysteresis					200		mV
V <sub>DD</sub> Undervoltage Lockout to Output Delay		V <sub>DD</sub> rising			12		μs
		$IN+=0V, IN-=V_{DD}$	$V_{DD} = 4V$		28	55	
V <sub>DD</sub> Supply Current	IDD	(not switching)	$V_{DD} = 15V$		40	75	μA
	IDD-SW	Switching at 250kHz, C	L = 0	0.5	1.2	2.2	mA
DRIVER OUTPUT (SINK)		•					
Driver Output Resistance Pulling	R <sub>ON-N</sub>	V <sub>DD</sub> = 15V, I <sub>OUT</sub> = -100mA	$T_A = +25^{\circ}C$		1.1	1.8	-
			T <sub>A</sub> = +125°C		1.5	2.4	
Down		$V_{DD} = 4.5V,$	$T_A = +25^{\circ}C$		2.2	3.3	Ω
		$I_{OUT} = -100 \text{mA}$	$T_{A} = +125^{\circ}C$		3.0	4.5	]
Peak Output Current (Sinking)	IPK-N	$V_{DD} = 15V, C_L = 10,00$	0pF		4		А
		100m	$V_{DD} = 4.5V$			0.45	V
Output-Voltage Low		I <sub>OUT</sub> = -100mA	$V_{DD} = 15V$			0.24	V
Latchup Protection	ILUP	Reverse current IOUT (I	Note 2)	400			mA
DRIVER OUTPUT (SOURCE)		1					1
		$V_{DD} = 15V,$ $I_{OUT} = 100mA$	$T_A = +25^{\circ}C$		1.5	2.1	
Driver Output Resistance Pulling			T <sub>A</sub> = +125°C		1.9	2.75	1
Up		$H_{ON-P}$ $V_{DD} = 4.5V,$ $T_A = +25^{\circ}C$	$T_A = +25^{\circ}C$		2.75	4	Ω
			T <sub>A</sub> = +125°C		3.75	5.5	1
Peak Output Current (Sourcing)	IPK-P	V <sub>DD</sub> = 15V, C <sub>L</sub> = 10,00	0pF		4		Α

**MAX5078** 

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 4V \text{ to } 15V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DD} = 15V \text{ and } T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	. CONDITIONS		MIN	ТҮР	MAX	UNITS	
Output Valtage Lligh		100m4	$V_{DD} = 4.5V$	V <sub>DD</sub> - 0.55			v	
Output-Voltage High		I <sub>OUT</sub> = 100mA	$V_{DD} = 15V$	V <sub>DD</sub> - 0.275			V	
LOGIC INPUT (Note 3)		·		·				
Logic 1 Input Voltage	ViH	MAX5078A		0.7 x V <sub>DD</sub>			V	
		MAX5078B (Note 4)		2.1				
Logic 0 Input Voltage	VIL	MAX5078A				0.3 x V <sub>DD</sub>	V	
		MAX5078B				0.8		
Logic-Input Hysteresis	V <sub>HYS</sub>	MAX5078A			0.1 x V <sub>DD</sub>		V	
		MAX5078B			0.3			
Logic-Input-Current Leakage		$IN+ = IN- = OV \text{ or } V_{DD}$		-1	+0.1	+1	μA	
Input Capacitance	CIN				2.5		pF	
SWITCHING CHARACTERISTICS	FOR V <sub>DD</sub> = 1	5V (Figure 1)						
		$C_{L} = 1000 pF$			4			
OUT Rise Time	t <sub>R</sub>	C <sub>L</sub> = 5000pF			18		ns	
		$C_{L} = 10,000 pF$			32			
		C <sub>L</sub> = 1000pF			4			
OUT Fall Time	tF	C <sub>L</sub> = 5000pF			15		ns	
		C <sub>L</sub> = 10,000pF			26			
Turn-On Delay Time	td-on	C <sub>L</sub> = 10,000pF (Note 2	)	10	20	34	ns	
Turn-Off Delay Time	tD-OFF	C <sub>L</sub> = 10,000pF (Note 2)		10	20	34	ns	
SWITCHING CHARACTERISTICS	FOR $V_{DD} = 4$						<u> </u>	
		C <sub>L</sub> = 1000pF			7		_	
OUT Rise Time	t <sub>R</sub>	C <sub>L</sub> = 5000pF			37		ns	
		$C_{L} = 10,000 pF$			85			
		C <sub>L</sub> = 1000pF			7		_	
OUT Fall Time	tF	C <sub>L</sub> = 5000pF			30		ns	
		C <sub>L</sub> = 10,000pF			75		<u> </u>	
Turn-On Delay Time	td-on	C <sub>L</sub> = 10,000pF (Note 2)		18	35	70	ns	
Turn-Off Delay Time	tD-OFF	C <sub>L</sub> = 10,000pF (Note 2)		18	35	70	ns	

# **MAX5078**

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 4V \text{ to } 15V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DD} = 15V \text{ and } T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
MATCHING CHARACTERISTICS						
Mismatch Propagation Delays from		V <sub>DD</sub> = 15V, C <sub>L</sub> = 10,000pF		2		
Inverting and Noninverting Inputs to Output	00	V <sub>DD</sub> = 4.5V, C <sub>L</sub> = 10,000pF		4		ns

Note 1: All devices are 100% tested at  $T_A = +25^{\circ}C$ . Specifications over -40°C to +125°C are guaranteed by design.

Note 2: Limits are guaranteed by design, not production tested.

Note 3: The logic-input thresholds are tested at  $V_{DD} = 4V$  and  $V_{DD} = 15V$ .

Note 4: TTL compatible with reduced noise immunity.

**RISE TIME vs. SUPPLY VOLTAGE** 

 $(C_L = 5000 pF)$ 

 $T_A = +25^{\circ}C$ 



T<sub>A</sub> = +125°C

 $T_A = -40^{\circ}C$ 

T<sub>A</sub> = +125°C

8

10 12

SUPPLY VOLTAGE (V)

**PROPAGATION DELAY TIME.** 

HIGH-TO-LOW vs. SUPPLY VOLTAGE

 $(C_{L} = 5000 pF)$ 

 $T_A = -40^{\circ}C$ 

10 12

SUPPLY VOLTAGE (V)

 $T_A = +25^{\circ}C$ 

14 16

14 16

6

60

50

40

30

20

10

0

60

50

40

30

20

10

0

4

6 8

PROPAGATION DELAY (ns)

4

RISE TIME (ns)

#### FALL TIME vs. SUPPLY VOLTAGE $(C_L = 5000 pF)$ 60 50 T<sub>A</sub> = +125°C 40 FALL TIME (ns) 30 $T_A = +25^{\circ}C$ 20 10 -40°C T<sub>A</sub> = 0 4 6 8 10 12 14 16 SUPPLY VOLTAGE (V)

# **Typical Operating Characteristics**



#### IDD-SW SUPPLY CURRENT VS. SUPPLY VOLTAGE







SUPPLY CURRENT (mA)

## **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 



**MAX5078** 

# **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 





LOGIC-INPUT VOLTAGE vs. OUTPUT VOLTAGE  $(V_{DD} = 4V, C_L = 10,000pF)$ 











## **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 











PIN

1

2, 3

4

5

6

NAME

IN-

GND

VDD

OUT

IN+

EΡ

FUNCTION
Inverting Logic-Input Terminal. Connect to GND when not used.
Ground
Power Supply. Bypass to GND with one or more 0.1µF ceramic capacitors.

Driver Output. Sources or sinks current to turn the external MOSFET on or off.

Exposed Pad. Internally connected to GND. Do not use the exposed pad as the only electrical

Noninverting Logic-Input Terminal. Connect to VDD when not used.

# **Detailed Description**

#### VDD Undervoltage Lockout (UVLO)

ground connection.

The MAX5078A/MAX5078B have internal undervoltage lockout (UVLO) for V<sub>DD</sub>. When V<sub>DD</sub> is below the UVLO threshold, OUT is pulled low independent of the state of the inputs. The undervoltage lockout is typically 3.5V with 200mV typical hysteresis to avoid chattering. When V<sub>DD</sub> rises above the UVLO threshold, the output goes high or low depending upon the logic-input levels. Bypass V<sub>DD</sub> using a low-ESR ceramic capacitor for proper operation (see the *Applications Information* section).

#### **Logic Inputs**

The MAX5078A has CMOS logic inputs while the MAX5078B has TTL-compatible logic inputs. The logic inputs are protected against the voltage spikes up to 18V, regardless of the V<sub>DD</sub> voltage. The TTL and CMOS logic inputs have 300mV and 0.1 x V<sub>DD</sub> hysteresis, respectively, to avoid double pulsing during transition. The low 2.5pF input capacitance reduces loading and increases switching speed.

The logic inputs are high impedance and must not be left floating. If the inputs are left open, OUT can go to an undefined state as soon as  $V_{DD}$  rises above the UVLO threshold. Therefore, the PWM output from the controller must assume proper state when powering up the device.

The MAX5078A/MAX5078B have two logic inputs, providing greater flexibility in controlling the MOSFET. Use IN+ for noninverting logic and IN- for inverting logic operation. Connect IN+ to V<sub>DD</sub> and IN- to GND, if not used. Alternatively, the unused input can be used as an ON/OFF function. Use IN+ for active-low shutdown logic and IN- for active-high shutdown logic (see Figure 3). See Table 1 for all possible input combinations. The MAX5078A/MAX5078B have low  $R_{DS(ON)}$  p-channel and n-channel devices (totem pole) in the output stage for the fast turn-on/turn-off, high-gate-charge switching MOSFETs. The peak source or sink current is typically 4A. The output voltage (V<sub>OUT</sub>) is approximately equal to V<sub>DD</sub> when in high state and is ground when in low state. The driver R<sub>DS(ON)</sub> is lower at higher V<sub>DD</sub> resulting in higher source-/sink-current capability and faster switching speeds. The propagation delays from the noninverting and inverting logic inputs to OUT are matched to 2ns typically. The break-before-make logic avoids any crossconduction between the internal p- and n-channel devices, and eliminates shoot-through, thus reducing the quiescent supply current.

## Applications Information

#### **RLC Series Circuit**

**Din Description** 

**Driver Output** 

The driver's RDS(ON) (RON), internal bond/lead inductance (LP), trace inductance (LS), gate inductance (LG), and gate capacitance (CG) form a series RLC circuit with a second-order characteristic equation. The series RLC circuit has an undamped natural frequency ( $\omega_0$ ) and a damping ratio ( $\zeta$ ) where:

$$\varpi_0 = \frac{1}{\sqrt{(L_P + L_S + L_G) \times C_G}}$$

$$\xi = \frac{R_{ON}}{2 \times \sqrt{\frac{(L_P + L_S + L_G)}{C_G}}}$$

The damping ratio needs to be greater than 0.5 (ideally 1) to avoid ringing. Add a small resistor ( $R_{GATE}$ ) in series with the gate when driving a very low gate-charge MOSFET, or when the driver is placed away from the MOSFET.





Figure 1. Timing Diagram

Use the following equation to calculate the series resistor:

$$R_{GATE} \ge \sqrt{\frac{(L_P + L_S + L_G)}{C_G}} - R_{ON}$$

 $L_P$  can be approximated as 2nH for the TDFN package.  $L_S$  is on the order of 20nH/in. Verify  $L_G$  with the MOS-FET vendor.

#### **Supply Bypassing and Grounding**

Pay extra attention to bypassing and grounding the MAX5078A/MAX5078B. Peak supply and output currents may exceed 4A when driving large external capacitive loads. Supply voltage drops and ground shifts create negative feedback for inverters and may degrade the delay and transition times. Ground shifts due to poor device grounding may also disturb other circuits sharing the same AC ground return path. Any series inductance in the VDD, OUT, and/or GND paths can cause oscillations due to the very high di/dt when switching the MAX5078A/MAX5078B with any capacitive load. Place one or more 0.1µF ceramic capacitors in parallel as close to the device as possible to bypass V<sub>DD</sub> to GND. Use a ground plane to minimize ground return resistance and series inductance. Place the external MOSFET as close as possible to the MAX5078A/MAX5078B to further minimize board inductance and AC path impedance.

#### **Power Dissipation**

Power dissipation of the MAX5078A/MAX5078B consists of three components: caused by the quiescent current, capacitive charge/discharge of internal nodes, and the output current (either capacitive or resistive load). Maintain the sum of these components below the maximum power dissipation limit.





Figure 2. MAX5054 Simplified Diagram (1 Driver)

The current required to charge and discharge the internal nodes is frequency dependent (see the IDD-SW Supply Current vs. Supply Voltage graph in the *Typical Operating Characteristics*). The power dissipation (PQ) due to the quiescent switching supply current (IDD-SW) can be calculated as:

#### Pq = Vdd x Idd-sw

For capacitive loads, use the following equation to estimate the power dissipation:

$$PCLOAD = CLOAD \times (VDD)^2 \times fSW$$

where  $C_{LOAD}$  is the capacitive load,  $V_{DD}$  is the supply voltage, and f<sub>SW</sub> is the switching frequency.

Calculate the total power dissipation (PT) as follows:

$$PT = PQ + PCLOAD$$

Use the following equations to estimate the MAX5078A/ MA5078B total power dissipation when driving a groundreferenced resistive load:

$$PRLOAD = D \times RON(MAX) \times ILOAD^2$$

where D is the fraction of the period the MAX5078A/ MA5078B's output pulls high,  $R_{ON(MAX)}$  is the maximum on-resistance of the device with the output high, and  $I_{LOAD}$  is the output load current of the MAX5078A/ MAX5078B.

#### Layout Information

The MAX5078A/MAX5078B MOSFET drivers source and sink large currents to create very fast rising and falling edges at the gate of the switching MOSFET. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled.

9

## Table 1. MAX5078 Truth Table

IN+	IN-	OUT
Low	Low	Low
Low	High	Low
High	Low	High
High	High	Low

Use the following PC board layout guidelines when designing with the MAX5078A/MAX5078B:

- Place one or more 0.1µF decoupling ceramic capacitors from V<sub>DD</sub> to GND as close to the device as possible. Connect V<sub>DD</sub> and GND to large copper areas. Place one bulk capacitor of 10µF (min) on the PC board with a low resistance path to the V<sub>DD</sub> input and GND of the MAX5078A/MAX5078B.
- Two AC current loops form between the device and the gate of the driven MOSFET. The MOSFET looks like a large capacitance from gate to source when the gate pulls low. The active current loop is from the MOSFET gate to OUT of the MAX5078A/MAX5078B, to GND of the MAX5078A/MAX5078B, and to the source of the MOSFET. When the gate of the MOSFET pulls high, the active current is from the VDD terminal of the decoupling capacitor, to VDD of the MAX5078A/MAX5078B, to OUT of the MAX5078A/ MAX5078B, to the MOSFET gate, to the MOSFET source, and to the negative terminal of the decoupling capacitor. Both charging current and discharging current loops are important. Minimize the physical distance and the impedance in these AC current paths.
- Keep the device as close to the MOSFET as possible.
- In a multilayer PC board, the inner layers should consist of a GND plane containing the discharging and charging current loops.
- Pay extra attention to the ground loop and use a low-impedance source when using a TTL logic-input device. Fast fall time at OUT may corrupt the input during transition.

#### **Exposed Pad**

The TDFN-EP package has an exposed pad on the bottom of its package. This pad is internally connected to GND. For the best thermal conductivity, solder the exposed pad to the ground plane in order to dissipate 1.9W. Do not use the ground-connected pad as the only electrical ground connection or ground return. Use GND (pins 2 and 3) as the primary electrical ground connection.



Figure 3. Unused Input as an ON/OFF Function

# \_Additional Application Circuits



Figure 4. Noninverting Application



Figure 5. Boost Converter



Figure 6. MAX5078A/MAX5078B In High-Power Synchronous Buck Converter



Figure 7. Forward Converter with Secondary-Side Synchronous Rectification

**MAX5078** 

## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2005 Maxim Integrated Products Printed USA

**MAXIM** is a registered trademark of Maxim Integrated Products, Inc.