



# 50Ω, Dual SPST Analog Switches in UCSP

## General Description

The MAX4731/MAX4732/MAX4733 low-voltage, dual, single-pole/single-throw (SPST) analog switches operate from a single +2V to +11V supply and handle rail-to-rail analog signals. These switches exhibit low leakage current (0.1nA) and consume less than 0.5nW (typ) of quiescent power, making them ideal for battery-powered applications.

When powered from a +3V supply, these switches feature 50Ω (max) on-resistance ( $R_{ON}$ ) with 3.5Ω (max) matching between channels, and 9Ω (max) flatness over the specified signal range.

The MAX4731 has two normally open (NO) switches, the MAX4732 has two normally closed (NC) switches, and the MAX4733 has one NO and one NC switch. The MAX4731/MAX4732/MAX4733 are available in 9-bump chip-scale packages (UCSP™), along with 8-pin TDFN and 8-pin µMAX® packages. The tiny UCSP occupies a 1.52mm × 1.52mm area and significantly reduces the required PC board area.

## Applications

- Battery-Powered Systems
- Audio/Video-Signal Routing
- Low-Voltage Data-Acquisition Systems
- Cell Phones
- Communications Circuits
- PDAs

UCSP is a trademark of Maxim Integrated Products, Inc.  
µMAX is a registered trademark of Maxim Integrated Products, Inc.

## Features

- ◆ 1.52mm × 1.52mm UCSP Package
- ◆ Guaranteed On-Resistance ( $R_{ON}$ )
  - 25Ω (max) at +5V
  - 50Ω (max) at +3V
- ◆ On-Resistance Matching
  - 3Ω (max) at +5V
  - 3.5Ω (max) at +3V
- ◆ Guaranteed < 0.1nA Leakage Current at  $T_A = +25^\circ C$
- ◆ Single-Supply Operation from +2.0V to +11V
- ◆ TTL/CMOS-Logic Compatible
- ◆ -108dB Crosstalk (1MHz)
- ◆ -72dB Off-Isolation (1MHz)
- ◆ Low Power Consumption: 0.5nW (typ)
- ◆ Rail-to-Rail Signal Handling


## Ordering Information

PART	TEMP RANGE	PIN/BUMP-PACKAGE	TOP MARK
<b>MAX4731EUA</b>	-40°C to +85°C	8 µMAX	—
MAX4731ETA	-40°C to +85°C	8 TDFN-EP**	ALG
MAX4731EBL-	-40°C to +85°C	9 UCSP-9	ABV
<b>MAX4732EUA</b>	-40°C to +85°C	8 µMAX	—
MAX4732ETA	-40°C to +85°C	8 TDFN-EP**	ALH
MAX4732EBL-	-40°C to +85°C	9 UCSP-9	ABT
<b>MAX4733EUA</b>	-40°C to +85°C	8 µMAX	—
MAX4733ETA	-40°C to +85°C	8 TDFN-EP**	ALI
MAX4733EBL-	-40°C to +85°C	9 UCSP-9	ABS

\*Future product—contact factory for availability.

\*\*EP = Exposed pad.

## Pin Configurations/Functional Diagrams/Truth Tables



MAX4731/MAX4732/MAX4733

# **50Ω, Dual SPST Analog Switches in UCSP**

## **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)

V+	-0.3V to +12V
IN_, COM_, NO_, NC_ (Note 1)	-0.3V to (V+ + 0.3V)
Continuous Current (any pin)	±10mA
Peak Current (any pin, pulsed at 1ms, 10% duty cycle)	±20mA
Continuous Power Dissipation ( $T_A = +70^\circ\text{C}$ )	
8-Pin µMAX (derate 4.5mW/°C above +70°C)	362mW
8-Pin TDFN (derate 24.4mW/°C above +70°C)	1951mW
9-Bump UCSP (derate 4.7mW/°C above +70°C)	379mW

Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering, Note 2)	
Infrared (15s)	+220°C
Vapor Phase (60s)	+215°C

**Note 1:** Signals on IN\_, NO\_, NC\_, or COM\_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

**Note 2:** This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Pre-heating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS—Single +3V Supply**

(V+ = +3V ±10%, VIH = +2.0V, Vil = +0.8V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at V+ = +3V, TA = +25°C.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
<b>ANALOG SWITCH</b>							
Analog Signal Range	VCOM_, VNO_, VNC_		0	V+	V		
On-Resistance	RON	V+ = +2.7V, ICOM_ = 5mA; VNO_ or VNC_ = +1.5V	+25°C	19	50		Ω
			TMIN to TMAX		60		
On-Resistance Matching Between Channels (Notes 5, 6)	ΔRON	V+ = +2.7V, ICOM_ = 5mA; VNO_ or VNC_ = +1.5V	+25°C	0.8	3.5		Ω
			TMIN to TMAX		4.5		
On-Resistance Flatness (Note 7)	RFLAT(ON)	V+ = +2.7V, ICOM_ = 5mA; VNO_ or VNC_ = +1V, +1.5V, +2V	+25°C	2.3	9		Ω
			TMIN to TMAX		11		
NO_ or NC_ Off-Leakage Current (Note 8)	INO_(OFF) INC_(OFF)	V+ = +3.6V, VCOM_ = +0.3V, +3V; VNO_ or VNC_ = +3V, +0.3V	+25°C	-0.1	+0.1		nA
			TMIN to TMAX	-2	+2		
COM_ Off-Leakage Current (Note 8)	ICOM_(OFF)	V+ = +3.6V, VCOM_ = +0.3V, +3V; VNO_ or VNC_ = +3V, +0.3V	+25°C	-0.1	+0.1		nA
			TMIN to TMAX	-2	+2		
COM_ On-Leakage Current (Note 8)	ICOM_(ON)	V+ = +3.6V, VCOM_ = +0.3V, +3.0V; VNO_ or VNC_ = +0.3V, +3V, or floating	+25°C	-0.2	+0.2		nA
			TMIN to TMAX	-4	+4		

# **50Ω, Dual SPST Analog Switches in UCSP**

## **ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)**

( $V_+ = +3V \pm 10\%$ ,  $V_{IH} = +2.0V$ ,  $V_{IL} = +0.8V$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $V_+ = +3V$ ,  $T_A = +25^\circ C$ .)  
(Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
<b>DYNAMIC CHARACTERISTICS</b>							
Turn-On Time	t <sub>ON</sub>	$V_{NO\_}$ or $V_{NC\_} = +1.5V$ , $R_L = 300\Omega$ , $C_L = 35pF$ , Figure 2	+25°C	70	150	ns	
			$T_{MIN}$ to $T_{MAX}$		170		
Turn-Off Time	t <sub>OFF</sub>	$V_{NO\_}$ or $V_{NC\_} = +1.5V$ , $R_L = 300\Omega$ , $C_L = 35pF$ , Figure 2	+25°C	30	60	ns	
			$T_{MIN}$ to $T_{MAX}$		70		
Break-Before-Make (MAX4733 Only, Note 8)	t <sub>BMM</sub>	$V_{NO\_}$ or $V_{NC\_} = +1.5V$ , $R_L = 300\Omega$ , $C_L = 35pF$ , Figure 3	+25°C	40	ns		
			$T_{MIN}$ to $T_{MAX}$	1			
Charge Injection	Q	$V_{GEN} = 0V$ , $R_{GEN} = 0$ , $C_L = 1.0nF$ , Figure 4	+25°C		7.5		pC
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50Ω in and out	+25°C	300			MHz
Off-Isolation (Note 9)	V <sub>ISO</sub>	f = 1MHz, $V_{COM\_} = 1VRMS$ , $R_L = 50\Omega$ , $C_L = 5pF$ , Figure 5	+25°C		-72		dB
Crosstalk (Note 10)	V <sub>CT</sub>	f = 1MHz, $V_{COM\_} = 1VRMS$ , $R_L = 50\Omega$ , $C_L = 5pF$ , Figure 6	+25°C		-108		dB
NO_ or NC_ Off-Capacitance	C <sub>OFF</sub>	f = 1MHz, Figure 7	+25°C	20			pF
COM_ Off-Capacitance	C <sub>COM_(OFF)</sub>	f = 1MHz, Figure 7	+25°C	20			pF
COM_ On-Capacitance	C <sub>COM_(ON)</sub>	f = 1MHz, Figure 7	+25°C	40			pF
<b>LOGIC INPUT</b>							
Input Logic High	V <sub>IH</sub>			1.4			V
Input Logic Low	V <sub>IL</sub>				0.8		V
Input Leakage Current	I <sub>IN</sub>	$V_{IN\_} = 0V$ or $V_+$		-1	+0.005	+1	μA
<b>SUPPLY</b>							
Power-Supply Range	V <sub>+</sub>			2.0	11		V
Positive Supply Current	I <sub>+</sub>	$V_+ = +5.5V$ , $V_{IN\_} = 0V$ or $V_+$ , all switches on or off		0.0001	1		μA

# **50Ω, Dual SPST Analog Switches in UCSP**

## **ELECTRICAL CHARACTERISTICS—Single +5V Supply**

( $V_+ = +5V \pm 10\%$ ,  $V_{IH} = +2.0V$ ,  $V_{IL} = +0.8V$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $V_+ = +5V$ ,  $T_A = +25^\circ C$ .)  
(Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
<b>ANALOG SWITCH</b>							
Analog Signal Range	$V_{COM\_}$ , $V_{NO\_}$ , $V_{NC\_}$			0	$V_+$		V
On-Resistance	$R_{ON}$	$V_+ = +4.5V$ , $I_{COM\_} = 5mA$ , $V_{NO\_}$ or $V_{NC\_} = +3.5V$	+25°C	8.5	25		Ω
			TMIN to TMAX		30		
On-Resistance Matching Between Channels (Notes 5, 6)	$\Delta R_{ON}$	$V_+ = +4.5V$ , $I_{COM\_} = 5mA$ , $V_{NO\_}$ or $V_{NC\_} = +3.5V$	+25°C	0.2	3		Ω
			TMIN to TMAX		4		
On-Resistance Flatness (Note 7)	$R_{FLAT(ON)}$	$V_+ = +4.5V$ , $I_{COM\_} = 5mA$ , $V_{NO\_}$ or $V_{NC\_} = +1V$ , +2V, +3V	+25°C	2	5		Ω
			TMIN to TMAX		7		
NO_ or NC_ Off-Leakage Current (Note 8)	$I_{NO\_OFF}$ $I_{NC\_OFF}$	$V_+ = +5.5V$ , $V_{COM\_} = +1V$ , +4.5V; $V_{NO\_}$ or $V_{NC\_} = +4.5V$ , +1V	+25°C	-0.1	+0.1		nA
			TMIN to TMAX	-2	+2		
COM_ Off-Leakage Current (Note 8)	$I_{COM\_OFF}$	$V_+ = +5.5V$ , $V_{COM\_} = +1V$ , +4.5V; $V_{NO\_}$ or $V_{NC\_} = +4.5V$ , +1V	+25°C	-0.1	+0.1		nA
			TMIN to TMAX	-2	+2		
COM_ On-Leakage Current (Note 8)	$I_{COM\_ON}$	$V_+ = +5.5V$ , $V_{COM\_} = +1V$ , +4.5V; $V_{NO\_}$ or $V_{NC\_} = +1V$ , +4.5V, or floating	+25°C	-0.2	+0.2		nA
			TMIN to TMAX	-4	+4		
<b>DYNAMIC CHARACTERISTICS</b>							
Turn-On Time	$t_{ON}$	$V_{NO\_}$ or $V_{NC\_} = +3.0V$ , $R_L = 300\Omega$ , $C_L = 35pF$ , Figure 2	+25°C	47	85		ns
			TMIN to TMAX		95		
Turn-Off Time	$t_{OFF}$	$V_{NO\_}$ or $V_{NC\_} = +3.0V$ , $R_L = 300\Omega$ , $C_L = 35pF$ , Figure 2	+25°C	23	45		ns
			TMIN to TMAX		55		
Break-Before-Make (MAX4733 Only, Note 8)	$t_{BBM}$	$V_{NO\_}$ or $V_{NC\_} = +3.0V$ , $R_L = 300\Omega$ , $C_L = 35pF$ , Figure 3	+25°C	25			ns
			TMIN to TMAX	1			
Charge Injection	Q	$V_{GEN} = 0V$ , $R_{GEN} = 0$ , $C_L = 1.0nF$ , Figure 4	+25°C		7.5		pC
On-Channel Bandwidth	BW	Signal = 0dBm, 50Ω in and out	+25°C		300		MHz
Off-Isolation (Note 9)	$V_{ISO}$	f = 1MHz, $V_{COM\_} = 1V_{RMS}$ , $R_L = 50\Omega$ , $C_L = 5pF$ , Figure 5	+25°C		-72		dB

# **50Ω, Dual SPST Analog Switches in UCSP**

## **ELECTRICAL CHARACTERISTICS—Single +5V Supply**

( $V_+ = +5V \pm 10\%$ ,  $V_{IH} = +2.0V$ ,  $V_{IL} = +0.8V$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $V_+ = +5V$ ,  $T_A = +25^\circ C$ .)  
(Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Crosstalk (Note 10)	VCT	$f = 1MHz$ , $V_{COM\_} = 1VRMS$ , $R_L = 50\Omega$ , $C_L = 5pF$ , Figure 6	+25°C	-	-108	-	dB
NO_ or NC_ Off-Capacitance	C <sub>OFF</sub>	$f = 1MHz$ , Figure 7	+25°C	-	20	-	pF
COM_ Off-Capacitance	C <sub>COM_(OFF)</sub>	$f = 1MHz$ , Figure 7	+25°C	-	20	-	pF
COM_ On-Capacitance	C <sub>COM_(ON)</sub>	$f = 1MHz$ , Figure 7	+25°C	-	40	-	pF
<b>LOGIC INPUT</b>							
Input Logic High	V <sub>IH</sub>	-	-	2.0	-	-	V
Input Logic Low	V <sub>IL</sub>	-	-	-	0.8	-	V
Input Leakage Current	I <sub>IN</sub>	$V_{IN\_} = 0V$ or $V_+$	-	-1	+0.005	+1	μA
<b>SUPPLY</b>							
Power-Supply Range	V <sub>+</sub>	-	-	2.0	11	-	V
Positive Supply Current	I <sub>+</sub>	$V_+ = +5.5V$ , $V_{IN\_} = 0V$ or $V_+$ , all switches on or off	-	0.0001	1	-	μA

**Note 3:** The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

**Note 4:** UCSP and TDFN parts are 100% tested at +25°C only, and guaranteed by design over temperature. μMAX parts are 100% tested at +85°C and +25°C and guaranteed by design over temperature.

**Note 5:**  $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$ .

**Note 6:** UCSP on-resistance matching between channels and on-resistance flatness guaranteed by design.

**Note 7:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.

**Note 8:** Guaranteed by design.










**Note 9:** Off-Isolation =  $20 \log_{10} (V_{NO\_}/V_{COM\_})$ ,  $V_{NO\_}$  = output,  $V_{COM\_}$  = input to off switch.

**Note 10:** Between any two switches.

# 50Ω, Dual SPST Analog Switches in UCSP

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)




## Typical Operating Characteristics



# **50Ω, Dual SPST Analog Switches in UCSP**

## **Typical Operating Characteristics (continued)**

(TA = +25°C, unless otherwise noted.)



## **Pin Description**

PIN						NAME	FUNCTION		
MAX4731		MAX4732		MAX4733					
UCSP	µMAX/TDFN	UCSP	µMAX/TDFN	UCSP	µMAX/TDFN				
A1	1	—	—	A1	1	NO1	Analog-Switch Normally Open Terminal		
A2	2	A2	2	A2	2	COM1	Analog-Switch Common Terminal		
A3	4	A3	4	A3	4	GND	Ground. Connect to digital ground.		
B1	7	B1	7	B1	7	IN1	Logic-Control Digital Input		
B3	3	B3	3	B3	3	IN2	Logic-Control Digital Input		
C1	8	C1	8	C1	8	V+	Positive Supply Voltage Input		
C2	6	C2	6	C2	6	COM2	Analog-Switch Common Terminal		
C3	5	—	—	—	—	NO2	Analog-Switch Normally Open Terminal		
—	—	A1	1	—	—	NC1	Analog-Switch Normally Closed Terminal		
—	—	C3	5	C3	5	NC2	Analog-Switch Normally Closed Terminal		
—	EP (TDFN only)	—	EP (TDFN only)	—	EP (TDFN only)	EP	Exposed Pad. Connect to V+.		

## **Applications Information**

### **Operating Considerations for High-Voltage Supply**

The MAX4731/MAX4732/MAX4733 operate to +11V with some precautions. The absolute maximum rating for V+ is +12V (referenced to GND). When operating near this region, bypass V+ with a minimum 0.1µF capacitor to ground as close to the IC as possible.

### **Logic Levels**

The MAX4731/MAX4732/MAX4733 are TTL compatible when powered from a single +5V supply. When powered from other supply voltages, the logic inputs should be driven rail-to-rail. For example, with a +11V supply, IN1 and IN2 should be driven low to 0V and high to 11V. With a +3.3V supply, IN1 and IN2 should be driven low to 0V and high to 3.3V. Driving IN1 and IN2 rail-to-rail minimizes power consumption.

# **50Ω, Dual SPST Analog Switches in UCSP**

## **Analog Signal Levels**

Analog signals that range over the entire supply voltage (GND to V+) pass with very little change in R<sub>ON</sub> (see *Typical Operating Characteristics*). The bidirectional switches allow NO<sub>-</sub>, NC<sub>-</sub>, and COM<sub>-</sub> connections to be used as either inputs or outputs.

## **Power-Supply Sequencing and Overvoltage Protection**

**CAUTION:** Do not exceed the absolute maximum ratings. Stresses beyond the listed ratings can cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to < 20mA, add a small-signal diode, D1, as shown in Figure 1. If the analog signal can dip below GND, add D2. Adding protection diodes reduces the analog signal range to a diode drop (about 0.7V) below V+ (for D1), and to a diode drop above ground (for D2). Leakage is unaffected by adding the diodes. On-resistance increases slightly at low supply voltages. Maximum supply voltage (V+) must not exceed +11V.

Adding protection diodes causes the logic thresholds to be shifted relative to the power-supply rails. The most significant shift occurs when using low supply voltages (+5V or less). With a +5V supply, TTL compatibility is not guaranteed when protection diodes are added. Driving IN1 and IN2 all the way to the supply rails (i.e., to a diode drop higher than the V+ pin, or to a diode drop lower than the GND pin) is always acceptable.

Protection diodes D1 and D2 also protect against some overvoltage situations. Using the circuit in Figure 1, no damage results if the supply voltage is below the absolute maximum rating (+12V) and if a fault voltage up to the absolute maximum rating (V+ + 0.3V) is applied to an analog signal terminal.

## **UCSP Applications Information**

For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuit board techniques, bump-pad layout, and recommended reflow temperature profile as well as the latest information on reliability testing results, go to the Maxim web site at [www.maxim-ic.com/ucsp](http://www.maxim-ic.com/ucsp) to find the Application Note: UCSP—A Wafer-Level Chip-Scale Package.

## **Test Circuits/Timing Diagrams**




Figure 1. Overvoltage Protection Using External Blocking Diodes

## 50Ω, Dual SPST Analog Switches in UCSP

### Test Circuits/Timing Diagrams (continued)




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval (MAX4733 only)




Figure 4. Charge Injection

## 50Ω, Dual SPST Analog Switches in UCSP

### Test Circuits/Timing Diagrams (continued)




Figure 5. Off-Isolation/On-Channel Bandwidth




Figure 6. Crosstalk




Figure 7. Channel Off/On-Capacitance


### Chip Information

TRANSISTOR COUNT: 68

PROCESS: CMOS

## **50Ω, Dual SPST Analog Switches in UCSP**

### **Pin Configurations/Functional Diagrams/Truth Tables (continued)**




# **50Ω, Dual SPST Analog Switches in UCSP**

## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)


9LUCSP, 3x3.EPS



# **50Ω, Dual SPST Analog Switches in UCSP**

## **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



COMMON DIMENSIONS			PACKAGE VARIATIONS							
PKG. CODE	N	D2	E2	e	JEDEC SPEC	b	[(N/2)-1] x e			
T633-1	6	1.50-0.10	2.30-0.10	0.95 BSC	MO229 / WEEA	0.40-0.05	1.90 REF			
T633-2	6	1.50-0.10	2.30-0.10	0.95 BSC	MO229 / WEEA	0.40-0.05	1.90 REF			
T833-1	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF			
T833-2	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF			
T833-3	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF			
T1033-1	10	1.50-0.10	2.30-0.10	0.50 BSC	MO229 / WEED-3	0.25-0.05	2.00 REF			
T1033-2	10	1.50-0.10	2.30-0.10	0.50 BSC	MO229 / WEED-3	0.25-0.05	2.00 REF			
T1433-1	14	1.70-0.10	2.30-0.10	0.40 BSC	---	0.20-0.05	2.40 REF			
T1433-2	14	1.70-0.10	2.30-0.10	0.40 BSC	---	0.20-0.05	2.40 REF			

NOTES:

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
3. WARPAGE SHALL NOT EXCEED 0.10 mm.
4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433-1 & T1433-2.
6. "N" IS THE TOTAL NUMBER OF LEADS.
7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
8. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

-DRAWING NOT TO SCALE-

DALLAS MAXIM SEMICONDUCTOR

TITLE: PACKAGE OUTLINE, 6,8,10 & 14L,  
TDFN, EXPOSED PAD, 3x3x0.80 mm


APPROVAL	DOCUMENT CONTROL NO.	REV.
	21-0137	H 2/2

# **50Ω, Dual SPST Analog Switches in uMAX**

## **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

8LUMAXDEPS

**NOTES:**

1. D&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15MM (.006").
3. CONTROLLING DIMENSION: MILLIMETERS.
4. MEETS JEDEC MO-187C-AA.



## **Revision History**

Pages changed at Rev 2: 1, 2, 7, 8, 11, 14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 2006 Maxim Integrated Products

**MAXIM** is a registered trademark of Maxim Integrated Products, Inc.