General Description

Maxim's MAX368/369 are 8 channel single-ended (1 of 8) and 4 channel differential (2 of 8) fault-protected multiplexers with on-chip data latches. Using a series N-channel, P-channel, N-channel structure, these multiplexers provide significantly **improved** fault protection over previous devices. If power to the multiplexers is removed while input voltages are still applied, all channels turn off, allowing only a few nanoamperes of leakage current to flow in the inputs. This not only protects the multiplexer and the circuitry connected to the output, but also protects the sensors or signal sources which drive the multiplexer inputs.

When an overvoltage signal of up to $\pm 35V$ is applied to an analog input of a Maxim fault-protected multiplexer, that input channel turns off. If the overvoltage is applied to an on channel, the multiplexer output is clamped to less than its power supply voltage, thereby protecting sensitive circuitry that may be connected to the multiplexer output.

All channel selection and control inputs are fully compatible with both TTL and CMOS logic levels. In addition, break-before-make switch operation is guaranteed and typical power dissipation is less than 7 milliwatts, which makes the MAX 368/369 ideally suited for portable equipment usage.

Applications

Data Acquisition Systems

Industrial Process Control Systems

Avionics Test Equipment

Signal Routing Between Systems

Computer Controlled Analog Data Logging



Typical Operating Circuit

- All Switches Off with Power Supplies Off
- Overvoltage Protection up to ±35V
- Only Nanoamperes of Input Current under All Fault Conditions
- Latch-Up Proof Construction
- Operates from ±4.5 to ±18V Supplies
- All Digital Inputs are TTL and CMOS Compatible
- Internal Data Latches for Channel Selection Ordering Information

PART	TEMP. RANGE	PACKAGE
MAX368C/D	0°C to +70°C	Dice
MAX368CPN	0°C to +70°C	18 Lead Plastic DIP
MAX368CJN	0°C to +70°C	18 Lead CERDIP
MAX368CWN	0°C to +70°C	18 Lead Wide SO
MAX368EPN	-40°C to +85°C	18 Lead Plastic DIP
MAX368EJN	-40°C to +85°C	18 Lead CERDIP
MAX368EWN	-40°C to +85°C	18 Lead Wide SO
MAX368MJN	55°C to +125°C	18 Lead CERDIP
MAX369C/D	0°C to +70°C	Dice
MAX369CPN	0°C to +70°C	18 Lead Plastic DIP
MAX369CJN	0°C to +70°C	18 Lead CERDIP
MAX369CWN	0°C to +70°C	18 Lead Wide SO
MAX369EPN	-40°C to +85°C	18 Lead Plastic DIP
MAX369EJN	-40°C to +85°C	18 Lead CERDIP
MAX369EWN	-40°C to +85°C	18 Lead Wide SO
MAX369MJN	-55°C to +125°C	18 Lead CERDIP

Pin Configurations



M/XI/M

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800

Features

ABSOLUTE MAXIMUM RATINGS

ADDOLOTE MAXIMON HATHAG	
Voltage between Supply Pins	.+44V
V	+22V
٧	22V
Digital Input Overvoltage:	
$\int V_{\text{Supply}}(+)$.	+4V
$V_{\rm EN}, V_{\rm A} \begin{cases} V_{\rm Supply}(+) \\ V_{\rm Supply}(-) \\ \end{array}$	-4V
Analog Input Overvoltage with Multiplexer Power On:	
$V_{\text{S.apply}}(+)$	+20V
$V_{\rm S} = \begin{cases} V_{\rm Sappiv}(\cdot) \dots \end{pmatrix}$	-20V
V _S V _S V _{Saboy} (+) Analog Input Overvoltage with Multiplexer Power Off:	
(V _{SJDDV} (+)	+35V
V5 {V _{3.000 V} (+)	-35V
Country 1	

Continuous Current, S or D	. 20mA
Peak Current, S or D (Pulsed at 1ms, 10% duty cycle max) Power Dissipation (Note 1) (CERDIP)	40mA . 1.28W
Operating Temperature Range 0 C t MAX368/369C -0 C t MAX368/369E -40 C t MAX368/369M -55 C to Storage Temperature Range -65 C to	o +85 C
Note 1: Derate 12.8mW/ C above Ta = +70 C	

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above these indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V^* = +15V, V^* = -15V; GND = 0, WR = 0, RS = 2.4V$ unless otherwise noted.)

PARAMET	ER	SYMBOL	CONDITIONS	TEMP *	ТҮР		UFFIX		UFFIX	UNITS
ANALOG SWIT						MIN	MAX	MIN	ΜΑΧ	•
Analog Signal Ra		VANALOG	(Note 2)	1	l.	- 15	15	15	15	V
Drain-Source ON Resistance		fos joni	$\begin{array}{l} V_D=\pm 10V, V_{A_1}=0.8V\\ I_S=-100\mu A, V_{AH}=2.4V \end{array}$	1.3 2			1500 1800		1800 2000	Ω
Greatest Change Between Channe		∆ fostosi	-10V < V _S < 10V	1	10					°0
Source OFF Leakage Current		Istori	$V_{\odot} = \pm 10V \\ V_{\odot} = \pm 10V$	1 2	-0 005	- 1 - 50	1 50	-5 -50	-5 50	
MAX368			$\label{eq:V_linear} \begin{array}{ll} V_{line}=0.8V & V_{line}=\pm10V \\ V_{S}=\pm10V \end{array}$, 1 2	-0.015	-2 -200	2 200	-5 -200	5 200	
Drain OFF Leakage Current	MAX369	lp :orn	$V_{12} = \pm 10V \\ V_{23} = \pm 10V$, 1 2	-0 008	- 1 - 100	1 100	5 100	5 100	'nA
MAX36 Drain ON	MAX368	V.	$V_{\rm S} = V_{\rm D} = \pm 10V$ $V_{\rm S} = 2.4V$	1 2	-0.03	-2 200	2 200	5 -200	5 200	
Leakage Current MAX36		lis (on)	$V_{A_{c}}^{IN} = 0.8V$ $V_{A^{c}I} = 2.4V$	1 2	-0.015	- 1 - 100	1 100	-5 -100	5 100	
LOGIC INPUT	1 .	L								
			$V_A = 2.4V$	1.2.3	-0.002	- 1	1	- 1	1	
Logic Input Curre (Input Voltage Hi		I _{AH}	ι V _A = 14V	1. 2. 3	0 006	-1	1	- 1	1	μΑ
Logic Input Curre (Input Voltage Lo		• I _{AL}	$V_{\rm LN} = 0 \text{ or } 2.4 \text{V}, \text{V}_{\text{A}} = 0 \text{V}$ $\text{RS} = 0 \text{V}, \text{WR} = 0 \text{V}$	* 1, 2, 3	-0.002	• - 1	1	. 1	1	
FAULT			=							
Output Leakage Current (with Overvoltage)		lo otr	V _D = 0V (Note 3) Analog Overvoltage = ±33	1 V2		-10 -2000	10 2000	20 -2000	20 2000	r-A
Input Leakage C (with Overvoltage		I _{S (OFF)}	^t V _{IN} = ±25V, V _D = +10V (Note 3)	1	_	-5	5	- 1()	10	μΑ
Input Leakage C (with Power Supp		Г _{Прасна}		1		-2	2	.5	5	μA

/VI/IXI/VI

ELECTRICAL CHARACTERISTICS (continued)

(V' = +15V, V = -15V; GND = 0, WR = 0, $\overline{\text{RS}}$ = 2:4V unless otherwise noted.)

PARAMET	TER	SYMBOL	CONDITIONS	TEMP *	түр	M SUFFIX MIN MAX	E,C SUFFIX MIN MAX	UNITS
DYNAMIC]
Switching Time Multiplexer	of	t _{IRANS}	See Figure 2	1	06	1	. 1	
Break-Before-N Interval	1ake	toers	See Figure 4	1	0.2	1		
Enable and Wri Turn ON Time	te	tonies wri	See Figures 3 and 5	1	1	15	1.5	μs
Enable and Res Turn-OFF Time		tori en BS:	See Figures 3 and 6	1	0.4	1	1	
Charge Injectio	n	Q	See Figure 7 and Tables 1A and 1B	1	55			Dq
OFF Isolation		OIRR	' V _{EN} = 0, R ₁ = 1k Ω C ₁ = 15pF, V ₁₁ =7V _{BMS} f = 100kHz	1	68			dB
Logic Input Cap with Switch OFF		C _{r1}	f – 1MHz	1	5			p⊦
Input Capacitar with Switch OFF		C _{SIOE1}	$V_{\rm Pr} = 0$	t	5			
Output Capacitance with Switch OFF	MAX368 MAX369	. C _{LXC+++}	f = 140 kHz $V_{\text{CH}} = 0$	1 1	25 12	ł		DF.
WR Pulse Width	1	t _{ww}	See Figure 1	1, 2, 3		300	300	•
A∡. EN Data Va to WR	lid	t _{DW}	Set-up Time See Figure 1	1, 2, 3		180	180	
A⊭, EN Data Va after WR	lid	t _{wo}	Hold Time See Figure 1	1. 2. 3	0	10	30	- ns
RS Pulse Width		• t _{BS}	⁺ Viti – 5V See Figure 1	 1, 2, 3		300	500	
SUPPLY			•					
Positive Supply	Current	1.	· V: N - 2.4V. VA = 0V/5V	1. 2. 3		1 25 1.5	1.5 2.0	, mA
Negative Suppl Current	y	I		1. 2. 3		-0.1 -0.2	-0.1 -0.2	

1 25 C, 2 = 125 C. 85 C. 70 C. 3 ± -55 C. -40 C. 0 C

Note 2: When the analog signal exceeds + 13.5V or -12V, the blocking action of Maxim's gate structure goes into Note 3: The value shown is the steady state value. The transient leakage is typically 10μA. See detailed description.
Note 4: Electrical Characteristics, such as ON Resistance will change when power supplies other than ±15V are used.
Note 5: Digital input leakage is primarily due to the clamp diodes. Typical leakage is less than 1nA at +25 C.

/VI/XI/VI

MAX368/369

4

A2	A1	A ₀	EN	WR	RS	ON SWITCH
Lato	hing					
x	×	×	×	f	1	Maintains previous switch condition
Res	et					
Х	x	х	х	x	0	NONE (atches cleared)
Trar	Isparei	nt Oper	ation			
х	X	X	0	0	1	NONE
0	0	0	1	0	1	1
0	0	1	1	C	1	2
0	1	0	1	0	1	3
0	1	1	1	0	1	4
1	0	0	1	0	1	5
1	0	1	. 1	0	! 1	6
1	1	0	: 1	0	1	7
1	1	1	1	0	1	8

TRUTH TABLE — MAX369

A 1	A 0	EN	WR	RS		ON SWITCH
Lato	ching					
х	x	×	•	1		Maintains previous switch condition
Res	et					
х	х	х	Х	0		NONE (latones cleared)
Trai	nspare	nt Oper	ation			
Х	x	0	0	•	÷	NONE
0	С	1	С	,		+
0	1	1	0		ł	2
1	С	1	С	1		3
1	1	1	С	1		.1

NOTE: Logic "1" $V_{A+} \ge 2.4V$. Logic "0" $V_{A_1} \le -0.8V$







/VI/IXI/VI



Figure 3. Enable t_{ON}/t_{OFF} Time Test Circuit



Figure 4 Open Time (B.B.M.) Interval Test Circuit

M/X/M



Figure 5 Write Turn-On Time tON(WR) Test Circuit







/VI/IXI/VI

Fault-Protected Analog Multiplexer with Latch Detailed Description

Fault Protection Circuitry

Maxim's MAX368/369 are fully fault-protected for continuous input voltages up to ±35V, whether or not the +V_{SUP} and -V_{SUP} power supplies are present. These devices use a "series FET" protection scheme which not only protects the multiplexer output from overvoltage, but also limits the input current to sub-microamp levels.

Figures 8 and 9 show how the series FET circuit protects against overvoltage conditions. When power is off, the gates of all the FETs are at ground. With a -25V input, N-channel FET Q1 is turned on by the +25V gate-tosource voltage. The P-channel device (Q2), however, has +25V V_{GS} and is turned off, thereby preventing the input signal from reaching the output. If the input voltage is +25V, Q1 has a negative VGS, which turns it off. Similarly, only sub-microamp leakage currents can flow from the output back to the input, since any over voltage will turn off either Q1 or Q2.

Figure 10 shows the condition of an OFF channel with +V_{SUP} and V_{SUP} present. As with Figures 8 and 9, either

an N-channel or a P-channel device will be off for any input voltage from -35V to +35V. The leakage current with negative overvoltages will immediately drop to a few nanoamps at 25°C. For positive overvoltages the fault current will initially be 10 or 20µA, decaying over a few seconds to the nanoamp level. The time constant of this decay is caused by the discharge of stored charge from internal nodes and does not compromise the fault protection scheme.

Figure 11 shows the condition of the ON channel with +VSUP and VSUP present. With input voltages less than ±10V, all three FETs are on and the input signal appears at the output. If the input voltage exceeds +V_{SUP} minus the N-channel threshold voltage (VIN), then the N-channel FET will turn off. For voltages more negative than -VSUP minus the P-channel threshold (VTP), the P-channel device will turn off. Since $V_{\rm TN}$ is typically 1.5V and $V_{\rm TP}$ is typically 3V, the multiplexer's output swing is limited to about -12V to +13.5V with ±15V supplies



Figure 8. -25V Overvoltage with Multiplexer Power OFF

N-CHANNEL MOSFET IS OF

15V FROM DRIVERS

-25V Overvoltage on ắn OFF Channel with Multiplexer Power Supply ON

-25V OVERVOLTAGE O

N CHANNEL MOSFET IS TURNED ON MICA SE VGS + 10V

/VI/IXI/VI

Figure 10.

15V FROM DRIVERS

P-CHANNEL MOSFET IS OFF



Figure 9. +25V Overvoltage with Multiplexer Power OFF



Figure 11. +25V Overvoltage Input to the ON Channel

The Typical Operating Characteristics graphs show typical leakage vs. input voltage curves. Although the maximum rated overvoltage of these devices is $\pm 35V$, the MAX368/369 typically has excellent performance up to $\pm 40V$, providing additional margin for the unknown transients that exist in the real world. In summary, the MAX368/369 provides superior protection from all fault conditions, while using a standard, readily produced junction isolated CMOS process.

Digital Control Circuitry

The internal structure of the MAX368/369 includes translators for the A_0 , A_1 , A_2 , EN, RS, and WR digital inputs. latches, a decode section for channel selection (see Truth Tables on the fourth page of this data sheet). The gate structure consists of series N-channel/ P-channel/ N-channel MOSFETs (see Figure 12). This combination produces a very rugged, fault tolerant multiplexer with address latch capability, and does so with extremely low power dissipation.

Write $(\overline{\text{WR}})$, and Reset $(\overline{\text{RS}})$ strobes are provided for interfacing with microprocessor bus lines (Figure 13), alleviating the need for the microprocessor to provide constant address inputs to the MUX in order to hold on to a particular channel.

When the write strobe is in the low state (less than 0.8V), and the reset strobe is in the high state (greater than 2.4V), the MUXs are in the transparent mode; this means

that the MUXs act similar to non-latching MUXs such as the MAX358/359 or the HI-508A/509A.

When the write input goes to the high state (>2.4V), the previous BCD address input will be latched and held in that state indefinitely. To pull the MUX out of this state, either the write input (WR) must be taken low (0.8V), back to the transparent state. or the Reset (RS) input taken low, turning off all channels.

The function of the Reset input is to allow for turning β ff all channels when the RS input is low (<0.8V); this has the dual function of resetting channel selection back to the channel 1 mode.

The MAX368/369 is designed to work with single as well as dual supplies, and good performance can be expected in the 9V to 22V single supply range. For example, with a single +15V power supply, analog signals in the range of +3.3V to +12V can be switched normally, and overvoltages up to ±35V can still be tolerated. If negative signals, around 0V are expected, a negative supply is needed. However, only -5V is needed to normally switch signals in the -2V to +12V range (-5V, +15V supplies). No current is drawn from the negative supply, so Maxim's MAX635 D/C to D/C converter does the job very nicely.

The EN latch allows all switches to be turned OFF under program control. This becomes useful when two or more MAX368s are cascaded to build 16-line and larger analog signal input multiplexers.



/VI/IXI/VI

1n#

100p/

10 p

104

-50

-30

OUTPUT LEAKAGE VS

OFF CHANNEL OVERVOLTAGE WITH ±15V SUPPLIES

PERATINO RANGE

-10 OV +10

• 30

· 50



ANALOG INPUT



Operation with Supply Voltages Other than $\pm 15V$

The main effect of supply voltages other than ±15V is the reduction in output signal range. The MAX368/369 limits the output voltage to about 1.5V below +V_{SUP} and about 3V above Vsue. In other words, the output swing is limited to +3.5V to -2V when operating from ±5V. The Typical Operating Characteristics graphs show typical RDS(ON) for ±15V, ±10V, and ±5V power supplies. Maxim guarantees the MAX368/369 for operation from ±4.5V to ±18V supplies. The switching delays increase by about a factor of 2 at ±5V, but break-before-make action is preserved

INPUT LEAKAGE VS. INPUT VOLTAGE WITH V* = V- = 0V

PERATIN Range

-10 DV +10

Vie

+ 30 +50

1m/

100.

نىر10

1μ CURRENT

100n

10n/

1n/

1000

10p

-50 -30

TUTI

The MAX368/369 can be operated with a single +9V to +22V supply, as well as asymmetrical power supplies such as +15V and -5V. The digital threshold will remain approximately 1.6V above the GROUND pin, and the analog characteristics such as RDS(ON) are determined

M/X/M

by the total voltage difference between +Vsue and -Vsue Connect VSUP to 0V when operating with a +9V to +22V single supply.

The MAX368/369 digital threshold is relatively independent of the power supply voltages, going from a typical 1.6V when +VSUP is 15V to 1.5V typical with a 5V +Vsup. This means that Maxim's MAX368/369 will operate with standard TTL logic levels, even with ±5V power supplies. In all cases, the threshold of the Enable pin is the same as the other logic inputs.

Operation as a Demultiplexer

The MAX368/369 will function as a demultiplexer, where the input is applied to the Output pin, and the Input pins are used as outputs. The MAX368/369 provide both break-before-make action and full fault protection when operated as a demultiplexer, unlike earlier generations of fault protected multiplexers.



Figure 13. Bus Interface

Fault-Protected

Switching Characteristics and Charge Injection

Analog Multiplexer with Latch

Table 1 shows typical charge injection levels vs. power supply voltages and analog input voltage for the MAX368 and MAX369. Note that since the channels are well matched, the differential charge injection for the MAX368/369 is typically less than 5 picocoulombs. The charge injection that occurs during switching creates a voltage transient whose magnitude is inversely proportional to the capacitance on the multiplexer output.

The channel-to-channel switching time is typically 600ns, with about 200ns of break-before-make delay. This 200ns break-before-make delay prevents the input-to-input short that would occur if two input channels were simultaneously connected to the output. In a typical data acquisition system such as that shown in Figure 13, the dominant delay is not the switching time of the following amplifier and sample/hold. Another limiting factor is the RC time constant of the multiplexer RDs(ON) plus the signal source impedance multiplexer RDs(ON) plus the signal source impedances, 100pF of capacitance on the multiplexer output approximately doubles the settling time of the multiplexer output approximately doubles the settling time of the multiplexer output approximately doubles the settling time of the multiplexer.

Digital Interface Levels

The typical digital threshold of both the address lines and the enable pin is 1.6V, with a temperature coefficient of approximately -3mV/°C. This ensures compatibility with 0.8V to 2.4V TTL logic swings over the entire temperature range. The digital threshold is relatively independent of the supply voltages, moving from 1.6V typical to 1.5V typical as the power supplies are reduced from ±15V to ±5V. In all cases, the digital threshold is referenced to the GROUND pin.

Table 1A. MAX368 CHARGE INJECTION

Supply Voltage	Analog Input Level	Injected Charge
±5V	+1.7V 0V -1.7V	+100pC +70pC +45pC
±10V	+5V 0V -5V	+200pC +130pC +60pC
, ±15V	+10V 0V -10V	+300pC +180pC +50pC

Test Conditions: $C_L = 1000pF$ on multiplexer output: the tabulated analog input level is applied to channel 1: channels 2 through 8 inputs are open circuited. EN = +5V, $A_1 = A_2 = 0V$, A_0 is toggled at 2kHz rate between 0V and 3V. +100 picocoulombs of charge creates a +100mV step when injected into a 1000pF load capacitance.

Table 1B. MAX369 CHARGE INJECTION

Supply	Analog	Injected Charge				
Voltage	Input Level	Out A	Out B	Differential A - B		
±5V	+1.7V	+105pC	+107pC	-2pC		
	0V	+73pC	+48pC	-1pC		
	-1.7V	+48pC	+50pC	-2pC		
±10V	+5V	+215pC	+220pC	-5pC		
	0V	+135pC	+139pC	-4pC		
	-5V	+62pC	+63pC	-1pC		
±15V	+10V	+325pC	+330pC	-5pC		
	0V	+180pC	+185pC	-5pC		
	-10V	+55pC	+55pC	0pC		

Test Conditions: C_L = 1000pF on Out A and Out B; the tabulated analog input level is applied to inputs 1A and 1B; channels 2 through 4 are open circuited. EN = +5V, A₁ = 0V, A₀ is toggled from 0V to 3V at a 2kHz rate.

///XI///

The digital inputs can also be driven with CMOS logic levels swinging from either +V_{SUP} to -V_{SUP} or from +V_{SUP} to Ground. The digital input current is just a few nanoamps of leakage at all input voltage levels, with a guaranteed maximum of 1µA. The digital inputs are protected from ESD by a 30V zener diode between the input and +V_{SUP}, and can be driven ±6V beyond the supplies without drawing excessive current.

Channel-to-Channel Crosstalk, Off Isolation and Digital Feedthrough

At DC and low frequencies, the channel-to-channel crosstalk is caused by variations in output leakage currents as the off channel input voltages are varied. The MAX368/369 output leakage varies only a few picoamps as all 7 off inputs are toggled from -10V to +10V. The output voltage change depends on the impedance level at the MAX368/369 output, which is R_{DS(ON)} plus the input signal source resistance in most cases, since the load driven by the MAX368/369 is usually a high impedance. For a signal source impedance of 10k Ω or lower, the DC crosstalk exceeds 120dB.

Table 2 shows typical AC crosstalk and off isolation performance. Digital feedthrough is masked by the analog charge injection when the output is enabled.

When the output is disabled, the digital feedthrough is virtually unmeasurable, since the digital pins are physically isolated from the analog section by the GROUND and $-V_{SUP}$ pins. The groundplane formed by these lines is continued onto the MAX368/369 die to provide over 100dB isolation between the digital and analog sections.

Table 2A. TYPICAL OFF ISOLATION REJECTION RATIO

Frequency	100kHz	500kHz	1MHz		
One Channel Driven	74dB	72dB	66dB		
All Channels Driven	64dB	48dB	44dB		

Test Conditions: V_{IN} = 20V $_{PK,PK}$ at the tabulated frequency, R_L = 1.5k between OUT and ground, EN = 0V.

 $OIRR = 20 \ Log \quad \frac{20 \ V_{PK-PK}}{V_{OUT} \ (PK-PK)}$

Table 2B. TYPICAL CROSSTALK REJECTION RATIO

Frequency	100kHz	500kHz	1MHz
R _L = 1.5k	70dB	68dB	64dB
R _L = 10k	62dB	46dB	42dB

Test Conditions: Specified R_L connected from OUT to ground, EN = +5V, A₀ = A₁ = A₂ =0V (Channel 1 selected). 20V_{PK-PK} at the tabulated frequency is applied to Channel 2. All other channels are open circuited. Similar crosstalk rejection can be observed between any two channels.

MAX369

OUTA

OUTB

RS

Chip Topographies

IN_{3A}

IN_{2A}

IN1A

EN

WR A

0.132" 3.35mm 0.178"

4.52mm

IN4A



NIXINI.