19-5530; Rev 2; 6/11

EVALUATION KIT AVAILABLE



## 500ksps, Low-Power, Serial 12-/10-/8-Bit ADCs

## **General Description**

The MAX11661–MAX11666 are 12-/10-/8-bit, compact, low-power, successive approximation analog-to-digital converters (ADCs). These high-performance ADCs include a high-dynamic range sample-and-hold and a high-speed serial interface. These ADCs accept a full-scale input from OV to the power supply or to the reference voltage.

The MAX11662/MAX11664/MAX11666 feature dual, single-ended analog inputs connected to the ADC core using a 2:1 MUX. The devices also include a separate supply input for data interface and a dedicated input for reference voltage. In contrast, the single-channel devices generate the reference voltage internally from the power supply.

These ADCs operate from a 2.2V to 3.6V supply and consume only 3.3mW. The devices include full powerdown mode and fast wake-up for optimal power management and a high-speed 3-wire serial interface. The 3-wire serial interface directly connects to SPI™, QSPI™, and MICROWIRE™ devices without external logic.

Excellent dynamic performance, low voltage, low power, ease of use, and small package size make these converters ideal for portable battery-powered data-acquisition applications, and for other applications that demand low-power consumption and minimal space.

These ADCs are available in a 10-pin  $\mu MAX^{\textcircled{B}}$  package, and a 6-pin SOT23 package. These devices operate over the -40°C to +125°C temperature range.

### \_Features

- 500ksps Conversion Rate, No Pipeline Delay
- ♦ 12-/10-/8-Bit Resolution
- ♦ 1-/2-Channel, Single-Ended Analog Inputs
- Low-Noise 73dB SNR
- Variable I/O: 1.5V to 3.6V (Dual-Channel Only) Allows the Serial Interface to Connect Directly to 1.5V, 1.8V, 2.5V, or 3V Digital Systems
- ♦ 2.2V to 3.6V Supply Voltage
- Low Power
  3.3mW
  Very Low Power Consumption at 8µA/ksps
- External Reference Input (Dual-Channel Devices Only)
- ♦ 1.3µA Power-Down Current
- SPI-/QSPI-/MICROWIRE-Compatible Serial Interface
- ♦ 10-Pin, 3mm x 5mm µMAX Package
- ♦ 6-Pin, 2.8mm x 2.9mm SOT23 Package
- ♦ Wide -40°C to +125°C Operation

### **Applications**

Data Acquisition Portable Data Logging Medical Instrumentation Battery-Operated Systems Communication Systems Automotive Systems

### **Ordering Information**

PART	PIN-PACKAGE	BITS	NO. OF CHANNELS
MAX11661AUT+	6 SOT23	8	1
MAX11662AUB+	10 µMAX-EP*	8	2
MAX11663AUT+	6 SOT23	10	1
MAX11664AUB+	10 µMAX-EP*	10	2
MAX11665AUT+	6 SOT23	12	1
MAX11666AUB+	10 µMAX-EP*	12	2

**Note:** All devices are specified over the -40°C to +125°C operating temperature range. +Denotes a lead(Pb)-free/RoHS-compliant package.

\*EP = Exposed pad.

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp. µMAX is a registered trademark of Maxim Integrated Products, Inc.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +4V
REF, OVDD, AIN1, AIN2, AIN to GND0.3V to the lower of
(V <sub>DD</sub> + 0.3V) and +4V
CS, SCLK, CHSEL, DOUT TO GND0.3V to the lower of
(VOVDD + 0.3V) and +4V
AGND to GND0.3V to +0.3V
Input/Output Current (all pins)50mA

Continuous Power Dissipation (TA = $+70^{\circ}$ C)	
6-Pin SOT23 (derate 8.7mW/°C above +70°C)	696mW
10-Pin µMAX (derate 8.8mW/°C above +70°C)	707.3mW
Operating Temperature Range40°C	to +125°C
Junction Temperature	+150°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS (MAX11666)**

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}. f_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500 \text{ksps}. C_{DOUT} = 10 \text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, unless otherwise noted}$ . Typical values are at T\_A = +25^{\circ}\text{C}.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY			1			
Resolution			12			Bits
Integral Nonlinearity	INL				±1	LSB
Differential Nonlinearity	DNL	No missing codes			±1	LSB
Offset Error	OE			±0.3	±4	LSB
Gain Error	GE	Excluding offset and reference errors		±1	±3	LSB
Total Unadjusted Error	TUE			±1		LSB
Channel-to-Channel Offset Matching				±0.4		LSB
Channel-to-Channel Gain Matching				±0.05		LSB
DYNAMIC PERFORMANCE (fAI	v = 250kHz)		!			
Signal-to-Noise and Distortion	SINAD		70	72		dB
Signal-to-Noise Ratio	SNR		70.5	72.5		dB
Total Harmonic Distortion	THD			-85	-74.5	dB
Spurious-Free Dynamic Range	SFDR		75.5	85		dB
Intermodulation Distortion	IMD	f1 = 239.8kHz, f2 = 200.2kHz		-84		dB
Full-Power Bandwidth		-3dB point		40		MHz
Full-Linear Bandwidth		SINAD > 68dB		2.5		MHz
Small-Signal Bandwidth				45		MHz
Crosstalk				-90		dB

### ELECTRICAL CHARACTERISTICS (MAX11666) (continued)

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}. \text{ fsclk} = 8MHz, 50\% \text{ duty cycle}, 500\text{ksps}. C_{DOUT} = 10\text{pF}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_{A} = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
CONVERSION RATE						
Throughput			5		500	ksps
Conversion Time			1.56			μs
Acquisition Time	tacq		52			ns
Aperture Delay		From CS falling edge		4		μs
Aperture Jitter				15		ps
Serial-Clock Frequency	fCLK		0.08		8	MHz
ANALOG INPUT (AIN1, AIN2)						
Input Voltage Range	Vain_		0		VREF	V
Input Leakage Current	lila			0.002	±1	μA
Input Capacitance	C <sub>AIN</sub> _	Track		20		рF
Input Capacitance	CAIN_	Hold		4		pr
EXTERNAL REFERENCE INPU	T (REF)					
Reference Input Voltage Range	VREF		1		V <sub>DD</sub> + 0.05	V
Reference Input Leakage Current	l <sub>ILR</sub>	Conversion stopped		0.005	±1	μA
Reference Input Capacitance	CREF			5		pF
DIGITAL INPUTS (SCLK, CS, C	HSEL)	1				
Digital Input High Voltage	VIH		0.75 x Vovdd			V
Digital Input Low Voltage	VIL				0.25 x Vovdd	V
Digital Input Hysteresis	VHYST			0.15 x Vovdd		V
Digital Input Leakage Current	Ι <sub>Ι</sub>	Inputs at GND or V <sub>DD</sub>		0.001	±1	μA
Digital Input Capacitance	CIN			2		pF
DIGITAL OUTPUT (DOUT)						
Output High Voltage	VOH	ISOURCE = 200µA	0.85 x Vovdd			V
Output Low Voltage	Vol	I <sub>SINK</sub> = 200µA			0.15 x Vovdd	V
High-Impedance Leakage Current	IOL				±1.0	μA
High-Impedance Output Capacitance	Cout			4		pF

## **ELECTRICAL CHARACTERISTICS (MAX11666) (continued)**

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}. \text{ fsclk} = 8MHz, 50\% \text{ duty cycle}, 500 \text{ksps}. C_{DOUT} = 10 \text{pF}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_{A} = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Positive Supply Voltage	VDD		2.2		3.6	V
Digital I/O Supply Voltage	Vovdd		1.5		Vdd	V
Positive Supply Current	IVDD	V <sub>AIN</sub> _ = GND			1.67	- mA
(Full-Power Mode)	Iovdd	VAIN_ = GND			0.1	
Positive Supply Current (Full- Power Mode), No Clock	IVDD			1.5		mA
Power-Down Current	IPD	Leakage only		1.3	10	μA
Line Rejection		VDD = 2.2V to 3.6V, VREF = 2.2V		0.7		LSB/V
TIMING CHARACTERISTICS (N	lote 2)		·			
Quiet Time	tQ		4			ns
CS Pulse Width	t1		10			ns
CS Fall to SCLK Setup	t2		5			ns
CS Falling Until DOUT High- Impedance Disabled	t3	(Note 3)	1			ns
Data Access Time After SCLK	+ .	Figure 2, V <sub>OVDD</sub> = 2.2V to 3.6V			15	
Falling Edge	t4	Figure 2, $V_{OVDD}$ = 1.5V to 2.2V			16.5	ns
SCLK Pulse Width Low	t5	Percentage of clock period	40		60	%
SCLK Pulse Width High	t6	Percentage of clock period	40		60	%
Data Hold Time From SCLK Falling Edge	t7	Figure 3	5			ns
SCLK Falling Until DOUT High Impedance	t8	Figure 4 (Note 3)	2.5		14	ns
Power-Up Time		Conversion cycle			1	Cycle

## **ELECTRICAL CHARACTERISTICS (MAX11665)**

 $(V_{DD} = 2.2V \text{ to } 3.6V, f_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500 \text{ksps}, C_{DOUT} = 10 \text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY						
Resolution			12			Bits
Integral Nonlinearity	INL				±1	LSB
Differential Nonlinearity	DNL	No missing codes			±1	LSB
Offset Error	OE			±1.5	±4	LSB
Gain Error	GE	Excluding offset and reference errors		±1	±3	LSB
Total Unadjusted Error	TUE			±1.5		LSB
DYNAMIC PERFORMANCE (fain	= 250kHz)					
Signal-to-Noise and Distortion	SINAD		70	72.5		dB
Signal-to-Noise Ratio	SNR		70.5	73		dB

### ELECTRICAL CHARACTERISTICS (MAX11665) (continued)

(VDD = 2.2V to 3.6V, f<sub>SCLK</sub> = 8MHz, 50% duty cycle, 500ksps, C<sub>DOUT</sub> = 10pF, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Total Harmonic Distortion	THD			-85	-76	dB
Spurious-Free Dynamic Range	SFDR		77	85		dB
Intermodulation Distortion	IMD	f1 = 239.8kHz, f2 = 200.2kHz		-84		dB
Full-Power Bandwidth		-3dB point		40		MHz
Full-Linear Bandwidth		SINAD > 68dB		2.5		MHz
Small-Signal Bandwidth				45		MHz
CONVERSION RATE	·		·			
Throughput			5		500	ksps
Conversion Time			1.56			μs
Acquisition Time	tacq		52			ns
Aperture Delay		From CS falling edge		4		ns
Aperture Jitter				15		ps
Serial Clock Frequency	fclk		0.08		8	MHz
ANALOG INPUT	-	,				
Input Voltage Range	VAIN		0		VDD	V
Input Leakage Current	lila			0.002	±1	μA
		Track		20		
Input Capacitance	CAIN	Hold		4		pF
DIGITAL INPUTS (SCLK, CS, C	HSEL)	,	1		-	
			0.75 x			
Digital Input High Voltage	VIH		VVDD			V
	\/				0.25 x	V
Digital Input Low Voltage	VIL				VVDD	
Digital Input I hustoregia				0.15 x		V
Digital Input Hysteresis	VHYST			VVDD		
Digital Input Leakage Current	liL	Inputs at GND or VDD		0.001	±1	μA
Digital Input Capacitance	CIN			2		рF
DIGITAL OUTPUT (DOUT)	•	,		-		
			0.85 x			
Output High Voltage	Voh	ISOURCE = 200µA	VVDD			V
		L 000 A			0.15 x	
Output Low Voltage	Vol	$I_{SINK} = 200 \mu A$			VVDD	V
High-Impedance Leakage						
Current	IOL				±1.0	μA
High-Impedance Output						_
Capacitance	Cout			4		pF
POWER SUPPLY	1	1	I			1
Positive Supply Voltage	VDD		2.2		3.6	V
Positive Supply Current						
(Full-Power Mode)	IVDD	V <sub>AIN</sub> = GND			1.76	mA



## **ELECTRICAL CHARACTERISTICS (MAX11665) (continued)**

 $(V_{DD} = 2.2V \text{ to } 3.6V, \text{ f}_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500 \text{ksps}, C_{DOUT} = 10 \text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Positive Supply Current (Full- Power Mode), No Clock	IVDD			1.48		mA
Power-Down Current	IPD	Leakage only		1.3	10	μA
Line Rejection		V <sub>DD</sub> = 2.2V to 3.6V		0.7		LSB/V
TIMING CHARACTERISTICS (N	ote 2)		·			
Quiet Time	tQ		4			ns
CS Pulse Width	t1		10			ns
CS Fall to SCLK Setup	t2		5			ns
CS Falling Until DOUT High- Impedance Disabled	t3	(Note 3)	1			ns
Data Access Time After SCLK Falling Edge	t4	Figure 2, V <sub>DD</sub> = 2.2V to 3.6V			15	ns
SCLK Pulse Width Low	t5	Percentage of clock period	40		60	%
SCLK Pulse Width High	t6	Percentage of clock period	40		60	%
Data Hold Time From SCLK Falling Edge	t7	Figure 3	5			ns
SCLK Falling Until DOUT High Impedance	t8	Figure 4 (Note 3)	2.5		14	ns
Power-Up Time		Conversion cycle			1	Cycle

## **ELECTRICAL CHARACTERISTICS (MAX11664)**

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500\text{ksps}; C_{DOUT} = 10\text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{unless otherwise noted}$ . Typical values are at  $T_A = +25^{\circ}\text{C}$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY						
Resolution			10			Bits
Integral Nonlinearity	INL				±0.5	LSB
Differential Nonlinearity	DNL	No missing codes			±0.5	LSB
Offset Error	OE			±0.5	±1.3	LSB
Gain Error	GE	Excluding offset and reference errors		0	±1.3	LSB
Total Unadjusted Error	TUE			±0.5		LSB
Channel-to-Channel Offset Matching				±0.1		LSB
Channel-to-Channel Gain Matching				±0.05		LSB
DYNAMIC PERFORMANCE (fAIN	i = 250kHz)					
Signal-to-Noise and Distortion	SINAD		60.5	61.6		dB
Signal-to-Noise Ratio	SNR		60.5	61.6		dB
Total Harmonic Distortion	THD			-83	-73	dB
Spurious-Free Dynamic Range	SFDR		75			dB

### ELECTRICAL CHARACTERISTICS (MAX11664) (continued)

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500\text{ksps}; C_{DOUT} = 10\text{pF}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}\text{C}.) (Note 1)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Intermodulation Distortion	IMD	f <sub>1</sub> = 239.8kHz, f <sub>2</sub> = 200.2kHz		-82		dB
Full-Power Bandwidth		-3dB point		40		MHz
Full-Linear Bandwidth		SINAD > 60dB		2.5		MHz
Small-Signal Bandwidth				45		MHz
Crosstalk				-90		dB
CONVERSION RATE		1				
Throughput			5		500	ksps
Conversion Time			1.56			μs
Acquisition Time	tACQ		52			ns
Aperture Delay		From CS falling edge		4		ns
Aperture Jitter				15		ps
Serial-Clock Frequency	fCLK		0.08		8	MHz
ANALOG INPUT (AIN1, AIN2)		1	1			
Input Voltage Range	VAIN_		0		VREF	V
Input Leakage Current	lila			0.002	±1	μA
		Track		20		
Input Capacitance	Cain_	Hold		4		pF
EXTERNAL REFERENCE INPUT	(REF)	1				
Reference Input Voltage Range	VREF		1		V <sub>DD</sub> + 0.05	V
Reference Input Leakage Current	lilr	Conversion stopped		0.005	±1	μA
Reference Input Capacitance	CREF			5		pF
DIGITAL INPUTS (SCLK, CS, CH		I.	I			
Digital Input High Voltage	VIH		0.75 x Vovdd			V
Digital Input Low Voltage	VIL				0.25 x Vovdd	V
Digital Input Hysteresis	VHYST			0.15 x Vovdd	-	V
Digital Input Leakage Current	ΙL	Inputs at GND or V <sub>DD</sub>		0.001	±1	μA
Digital Input Capacitance	CIN			2		pF
DIGITAL OUTPUT (DOUT)						
Output High Voltage	VOH	ISOURCE = 200µA	0.85 x Vovdd			V
Output Low Voltage	Vol	I <sub>SINK</sub> = 200µA			0.15 x Vovdd	V
High-Impedance Leakage Current	I <sub>OL</sub>				±1.0	μA
High-Impedance Output Capacitance	COUT			4		pF

## **ELECTRICAL CHARACTERISTICS (MAX11664) (continued)**

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500\text{ksps}; C_{DOUT} = 10\text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, unless otherwise noted}$ . Typical values are at T\_A = +25^{\circ}\text{C}.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Positive Supply Voltage	Vdd		2.2		3.6	V
Digital I/O Supply Voltage	Vovdd		1.5		VDD	V
Positive Supply Current	Ivdd	VAIN_= GND			1.67	mA
(Full-Power Mode)	IOVDD	V <sub>AIN</sub> _ = GND			0.1	
Positive Supply Current (Full-Power Mode), No Clock	IVDD			1.5		mA
Power-Down Current	IPD	Leakage only		1.3	10	μA
Line Rejection		V <sub>DD</sub> = 2.2V to 3.6V, V <sub>REF</sub> = 2.2V		0.17		LSB/V
TIMING CHARACTERISTICS (N	ote 2)					
Quiet Time	tQ		4			ns
CS Pulse Width	t1		10			ns
CS Fall to SCLK Setup	t2		5			ns
CS Falling Until DOUT High- Impedance Disabled	t3	(Note 3)	1			ns
Data Access Time After SCLK		V <sub>OVDD</sub> = 2.2V to 3.6V			15	
Falling Edge (Figure 2)	t4	VOVDD = 1.5V to 2.2V			16.5	ns
SCLK Pulse Width Low	t5	Percentage of clock period	40		60	%
SCLK Pulse Width High	t6	Percentage of clock period	40		60	%
Data Hold Time From SCLK Falling Edge	t7	Figure 3	5			ns
SCLK Falling Until DOUT High Impedance	t8	Figure 4 (Note 3)	2.5		14	ns
Power-Up Time		Conversion cycle			1	Cycle

## **ELECTRICAL CHARACTERISTICS (MAX11663)**

 $(V_{DD} = 2.2V \text{ to } 3.6V. \text{ f}_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500 \text{ksps. } C_{DOUT} = 10 \text{pF}, \text{TA} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}. \text{Typical values are at } T_{A} = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY		<u>`</u>				
Resolution			10			Bits
Integral Nonlinearity	INL				±0.5	LSB
Differential Nonlinearity	DNL	No missing codes			±0.5	LSB
Offset Error	OE			±0.3	±1.3	LSB
Gain Error	GE	Excluding offset and reference errors		±0.15	±1.3	LSB
Total Unadjusted Error	TUE			±1		LSB

### ELECTRICAL CHARACTERISTICS (MAX11663) (continued)

 $(V_{DD} = 2.2V \text{ to } 3.6V. \text{ f}_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500 \text{ksps. } C_{DOUT} = 10 \text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (fAI	N = 250kHz)					
Signal-to-Noise and Distortion	SINAD		60.5	61.5		dB
Signal-to-Noise Ratio	SNR		60.5	61.5		dB
Total Harmonic Distortion	THD			-85	-73	dB
Spurious-Free Dynamic Range	SFDR		75			dB
Intermodulation Distortion	IMD	f <sub>1</sub> = 239.8kHz, f <sub>2</sub> = 200.2kHz		-82		dB
Full-Power Bandwidth		-3dB point		40		MHz
Full-Linear Bandwidth		SINAD > 60dB		2.5		MHz
Small-Signal Bandwidth				45		MHz
CONVERSION RATE						
Throughput			5		500	ksps
Conversion Time			1.56			μs
Acquisition Time	tacq		52			ns
Aperture Delay		From CS falling edge		4		ns
Aperture Jitter				15		ps
Serial Clock Frequency	fCLK		0.08		8	MHz
ANALOG INPUT (AIN)						
Input Voltage Range	Vain		0		VDD	V
Input Leakage Current	IILA			0.002	±1	μA
Input Capacitance	Cain	Track		20		рF
Input Capacitance	CAIN	Hold		4		ρr
DIGITAL INPUTS (SCLK, CS, CI	HSEL)					
Digital Input High Voltage	VIH		0.75 x VVDD			V
Digital Input Low Voltage	VIL				0.25 x V <sub>VDD</sub>	V
Digital Input Hysteresis	VHYST			0.15 x Vvdd		V
Digital Input Leakage Current	Ι <sub>Ι</sub> Γ	Inputs at GND or V <sub>DD</sub>		0.001	±1	μA
Digital Input Capacitance	CIN			2		pF

## **ELECTRICAL CHARACTERISTICS (MAX11663) (continued)**

 $(V_{DD} = 2.2V \text{ to } 3.6V. \text{ f}_{SCLK} = 8MHz, 50\% \text{ duty cycle, 500ksps. } C_{DOUT} = 10pF, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL OUTPUT (DOUT)		·	·			
Output High Voltage	V <sub>OH</sub>	ISOURCE = 200µA	0.85 x VVDD			V
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 200µA			0.15 x Vvdd	V
High-Impedance Leakage Current	I <sub>OL</sub>				±1.0	μA
High-Impedance Output Capacitance	Соит			4		pF
POWER SUPPLY						
Positive Supply Voltage	V <sub>DD</sub>		2.2		3.6	V
Positive Supply Current (Full-Power Mode)	IVDD	V <sub>AIN</sub> = GND			1.76	mA
Positive Supply Current (Full-Power Mode), No Clock	IVDD			1.48		mA
Power-Down Current	IPD	Leakage only		1.3	10	μA
Line Rejection		$V_{DD} = 2.2V$ to 3.6V		0.17		LSB/V
TIMING CHARACTERISTICS (N	ote 2)					
Quiet Time	tQ		4			ns
CS Pulse Width	t1		10			ns
CS Fall to SCLK Setup	t2		5			ns
CS Falling Until DOUT High- Impedance Disabled	t3	(Note 3)	1			ns
Data Access Time After SCLK Falling Edge	t4	Figure 2, $V_{DD}$ = 2.2V to 3.6V			15	ns
SCLK Pulse Width Low	t5	Percentage of clock period	40		60	%
SCLK Pulse Width High	t6	Percentage of clock period	40		60	%
Data Hold Time From SCLK Falling Edge	t7	Figure 3	5			ns
SCLK Falling Until DOUT High Impedance	t8	Figure 4 (Note 3)	2.5		14	ns
Power-Up Time		Conversion cycle			1	Cycle

## **ELECTRICAL CHARACTERISTICS (MAX11662)**

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500\text{ksps}, C_{DOUT} = 10\text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C},$  unless otherwise noted. Typical values are at T\_A = +25^{\circ}\text{C}.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY		1	I			1
Resolution			8			Bits
Integral Nonlinearity	INL				±0.25	LSB
Differential Nonlinearity	DNL	No missing codes			±0.25	LSB
Offset Error	OE			0.45	±0.8	LSB
Gain Error	GE	Excluding offset and reference errors		0	±0.25	LSB
Total Unadjusted Error	TUE			0.5		LSB
Channel-to-Channel Offset Matching				0.01		LSB
Channel-to-Channel Gain Matching				0.01		LSB
DYNAMIC PERFORMANCE (fair	v = 250kHz)					1
Signal-to-Noise and Distortion	SINAD		49	49.7		dB
Signal-to-Noise Ratio	SNR		49	49.7		dB
Total Harmonic Distortion	THD			-75	-67	dB
Spurious-Free Dynamic Range	SFDR		63	67		dB
Intermodulation Distortion	IMD	f <sub>1</sub> = 239.8kHz, f <sub>2</sub> = 200.2kHz		-65		dB
Full-Power Bandwidth		-3dB point		40		MHz
Full-Linear Bandwidth		SINAD > 49dB		2.5		MHz
Small-Signal Bandwidth				45		MHz
Crosstalk				-90		dB
CONVERSION RATE						
Throughput			5		500	ksps
Conversion Time			1.56			μs
Acquisition Time	tacq		52			ns
Aperture Delay		From CS falling edge		4		ns
Aperture Jitter				15		ps
Serial-Clock Frequency	fCLK		0.08		8	MHz
ANALOG INPUT (AIN1, AIN2)						
Input Voltage Range	VAIN_		0		VREF	V
Input Leakage Current	lila			0.002	±1	μΑ
Input Capacitance	C <sub>AIN</sub> _	Track Hold		20 4		рF
EXTERNAL REFERENCE INPUT	(REF)	·				
Reference Input Voltage Range	V <sub>REF</sub>		1		V <sub>DD</sub> + 0.05	V
Reference Input Leakage Current	lilr	Conversion stopped		0.005	±1	μA
Reference Input Capacitance	CREF			5		pF

## **ELECTRICAL CHARACTERISTICS (MAX11662) (continued)**

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500\text{ksps}, C_{DOUT} = 10\text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C},$  unless otherwise noted. Typical values are at T\_A = +25^{\circ}\text{C}.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DIGITAL INPUTS (SCLK, CS)		1	I			
Digital Input High Voltage	VIH		0.75 x Vovdd			V
Digital Input Low Voltage	VIL				0.25 x Vovdd	V
Digital Input Hysteresis	VHYST			0.15 x Vovdd		V
Digital Input Leakage Current	IIL	Inputs at GND or V <sub>DD</sub>		0.001	±1	μA
Digital Input Capacitance	CIN			2		рF
DIGITAL OUTPUT (DOUT)						
Output High Voltage	VOH	ISOURCE = 200µA (Note 3)	0.85 x Vovdd			V
Output Low Voltage	V <sub>OL</sub>	ISINK = 200µA (Note 3)			0.15 x Vovdd	V
High-Impedance Leakage Current	IOL				±1.0	μΑ
High-Impedance Output Capacitance	COUT			4		pF
POWER SUPPLY						
Positive Supply Voltage	VDD		2.2		3.6	V
Digital I/O Supply Voltage	Vovdd		1.5		VDD	V
Positive Supply Current	IVDD	VAIN_ = GND			1.67	mA
(Full-Power Mode)	Iovdd	V <sub>AIN</sub> _ = GND			0.1	
Positive Supply Current (Full-Power Mode), No Clock	IVDD			1.5		mA
Power-Down Current	IPD	Leakage only		1.3	10	μΑ
Line Rejection		VDD = 2.2V to 3.6V, VREF = 2.2V		0.17		LSB/V
TIMING CHARACTERISTICS (N	ote 2)	1				
Quiet Time	tQ		4			ns
CS Pulse Width	t1		10			ns
CS Fall to SCLK Setup	t2		5			ns
CS Falling Until DOUT High- Impedance Disabled	t3	(Note 3)	1			ns
Data Access Time After SCLK	t4	VOVDD = 2.2V to 3.6V			15	ns
Falling Edge (Figure 2)		V <sub>OVDD</sub> = 1.5V to 2.2V			16.5	
SCLK Pulse Width Low	t5	Percentage of clock period	40		60	%
SCLK Pulse Width High	t6	Percentage of clock period	40		60	%
Data Hold Time From SCLK Falling Edge	t7	Figure 3	5			ns
SCLK Falling Until DOUT High Impedance	t8	Figure 4 (Note 3)	2.5		14	ns
Power-Up Time		Conversion cycle			1	Cycle

### **ELECTRICAL CHARACTERISTICS (MAX11661)**

 $(V_{DD} = 2.2V \text{ to } 3.6V. \text{ f}_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500 \text{ksps. } C_{DOUT} = 10 \text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY						
Resolution			8			Bits
Integral Nonlinearity	INL				±0.25	LSB
Differential Nonlinearity	DNL	No missing codes			±0.25	LSB
Offset Error	OE			±0.45	±0.8	LSB
Gain Error	GE	Excluding offset and reference errors		±0.04	±0.5	LSB
Total Unadjusted Error	TUE			±0.75		LSB
DYNAMIC PERFORMANCE (fai	N = 250kHz)					
Signal-to-Noise and Distortion	SINAD		49	49.5		dB
Signal-to-Noise Ratio	SNR		49	49.5		dB
Total Harmonic Distortion	THD			-70	-67	dB
Spurious-Free Dynamic Range	SFDR		63	66		dB
Intermodulation Distortion	IMD	f <sub>1</sub> = 239.8kHz, f <sub>2</sub> = 200.2kHz		-65		dB
Full-Power Bandwidth		-3dB point		40		MHz
Full-Linear Bandwidth		SINAD > 49dB		2.5		MHz
Small-Signal Bandwidth				45		MHz
CONVERSION RATE			I			
Throughput			5		500	ksps
Conversion Time			1.56			μs
Acquisition Time	tacq		52			ns
Aperture Delay		From CS falling edge		4		ns
Aperture Jitter				15		ps
Serial-Clock Frequency	fCLK		0.08		8	MHz
ANALOG INPUT (AIN)			I			
Input Voltage Range	VAIN		0		Vdd	V
Input Leakage Current	lila			0.002	±1	μA
	0	Track		20		
Input Capacitance	CAIN	Hold		4		pF
DIGITAL INPUTS (SCLK, CS)	-					
Digital Input High Voltage	VIH		0.75 x Vvdd			V
Digital Input Low Voltage	VIL				0.25 x Vvdd	V
Digital Input Hysteresis	VHYST			0.15 Vvdd		V
Digital Input Leakage Current	ΙιL	Inputs at GND or VDD		0.001	±1	μA
Digital Input Capacitance	CIN			2		pF

## **ELECTRICAL CHARACTERISTICS (MAX11661) (continued)**

 $(V_{DD} = 2.2V \text{ to } 3.6V. \text{ f}_{SCLK} = 8MHz, 50\% \text{ duty cycle}, 500 \text{ksps. } C_{DOUT} = 10 \text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL OUTPUT (DOUT)	1	•				
Output High Voltage	V <sub>OH</sub>	ISOURCE = 200µA	0.85 x VVDD			V
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 200µA			0.15 x Vvdd	V
High-Impedance Leakage Current	IOL				±1.0	μA
High-Impedance Output Capacitance	Cout			4		pF
POWER SUPPLY			·			
Positive Supply Voltage	Vdd		2.2		3.6	V
Positive Supply Current (Full-Power Mode)	IVDD	V <sub>AIN</sub> = GND			1.76	mA
Positive Supply Current (Full-Power Mode), No Clock	IVDD			1.48		mA
Power-Down Current	IPD	Leakage only		1.3	10	μA
Line Rejection		V <sub>DD</sub> = 2.2V to 3.6V		0.17		LSB/V
TIMING CHARACTERISTICS (N	ote 2)					
Quiet Time	tQ		4			ns
CS Pulse Width	t <sub>1</sub>		10			ns
CS Fall to SCLK Setup	t2		5			ns
CS Falling Until DOUT High- Impedance Disabled	t3	(Note 3)	1			ns
Data Access Time After SCLK Falling Edge	t4	Figure 2, V <sub>DD</sub> = 2.2V to 3.6V			15	ns
SCLK Pulse Width Low	t5	Percentage of clock period	40		60	%
SCLK Pulse Width High	t <sub>6</sub>	Percentage of clock period	40		60	%
Data Hold Time From SCLK Falling Edge	t7	Figure 3	5			ns
SCLK Falling Until DOUT High Impedance	t8	Figure 4 (Note 3)	2.5		14	ns
Power-Up Time		Conversion cycle			1	Cycle

**Note 1:** Limits at  $T_A = -40^{\circ}C$  are guaranteed by design and not production tested.

**Note 2:** All timing specifications given are with a 10pF capacitor.

Note 3: Guaranteed by design in characterization; not production tested.



Figure 1. Interface Signals for Maximum Throughput, 12-Bit Devices



Figure 2. Setup Time After SCLK Falling Edge



Figure 3. Hold Time After SCLK Falling Edge



Figure 4. SCLK Falling Edge DOUT Three-State

(MAX11665AUT+,  $T_A = +25^{\circ}C$ , unless otherwise noted.)

## **Typical Operating Characteristics**



f<sub>IN</sub> (kHz)

f<sub>IN</sub> (kHz)

Typical Operating Characteristics (continued)





SIGNAL-TO-NOISE RATIO (SNR) vs. SUPPLY VOLTAGE (VDD)



THD vs. INPUT RESISTANCE



## Pin Configurations



## Pin Description

PI	N		FUNCTION
μΜΑΧ	SOT23	NAME	FUNCTION
1	_	AIN1	Analog Input Channel 1. Single-ended analog input with respect to AGND with range of 0V to $V_{\mbox{\scriptsize REF}}.$
2	_	AIN2	Analog Input Channel 2. Single-ended analog input with respect to AGND with range of 0V to $V_{\mbox{\scriptsize REF}}$
—	3	AIN	Analog Input Channel. Single-ended analog input with respect to GND with range of 0V to $V_{\text{DD}}$ .
	2	GND	Ground. Connect GND to the GND ground plane.
3	_	AGND	Analog Ground. Connect AGND directly the GND ground plane.
4	_	REF	External Reference Input. REF defines the signal range of the input signal AIN1/AIN2: 0V to $V_{REF}$ . The range of $V_{REF}$ is 1V to $V_{DD}$ . Bypass REF to AGND with 10µF II 0.1µF capacitor.
5	1	V <sub>DD</sub>	Positive Supply Voltage. Bypass $V_{DD}$ with a 10µF II 0.1µF capacitor to GND. $V_{DD}$ range is 2.2V to 3.6V. For the SOT23 package, $V_{DD}$ also defines the signal range of the input signal AIN: 0V to $V_{DD}$ .
6	6	CS	Active-Low Chip-Select Input. The falling edge of $\overline{\text{CS}}$ samples the analog input signal, starts a conversion, and frames the serial-data transfer.
7	_	CHSEL	Channel Select. Set CHSEL high to select AIN2 for conversion. Set CHSEL low to select AIN1 for conversion.
8	_	OVDD	Digital Interface Supply for SCLK, $\overline{CS}$ , DOUT, and CHSEL. The OVDD range is 1.5V to V <sub>DD</sub> . Bypass OVDD with a 10µF II 0.1µF capacitor to GND.
9	5	DOUT	Three-State Serial-Data Output. ADC conversion results are clocked out on the falling edge of SCLK, MSB first. See Figure 1.
10	4	SCLK	Serial-Clock Input. SCLK drives the conversion process. DOUT is updated on the falling edge of SCLK. See Figures 2 and 3.
EP	_	GND	Exposed Pad. Connect EP directly to a solid ground plane. Devices do not operate when EP is not connected to ground!

## \_Functional Diagrams



## **Typical Operating Circuit**



MAX11661-MAX11666

### **Detailed Description**

The MAX11661–MAX11666 are fast, 12-/10-/8-bit, lowpower, single-supply ADCs. The devices operate from a 2.2V to 3.6V supply and consume only 2.98mW (V<sub>DD</sub> = 2.2V) or 4.37mW (V<sub>DD</sub> = 3V). These devices are capable of sampling at full rate when driven by an 8MHz clock. The dual-channel devices provide a separate digital supply input (OVDD) to power the digital interface enabling communication with 1.5V, 1.8V, 2.5V, or 3V digital systems.

The conversion result appears at DOUT, MSB first, with a leading zero followed by the 12-bit, 10-bit, or 8-bit result. A 12-bit result is followed by two trailing zeros, a 10-bit result is followed by four trailing zeros, and an 8-bit result is followed by six trailing zeros. See Figures 1 and 5.

The dual-channel devices feature a dedicated reference input (REF). The input signal range for AIN1/AIN2 is defined as 0V to  $V_{REF}$  with respect to AGND. The single-channel devices use  $V_{DD}$  as the reference. The input signal range of AIN is defined as 0V to  $V_{DD}$  with respect to GND.

These ADCs include a power-down feature allowing minimized power consumption at  $2.5\mu$ A/ksps for lower

throughput rates. The wake-up and power-down feature is controlled by using the SPI interface as described in the *Operating Modes* section.

### **Serial Interface**

The devices feature a 3-wire serial interface that directly connects to SPI, QSPI, and MICROWIRE devices without external logic. Figures 1 and 5 show the interface signals for a single conversion frame to achieve maximum throughput.

The falling edge of  $\overline{CS}$  defines the sampling instant. Once  $\overline{CS}$  transitions low, the external clock signal (SCLK) controls the conversion.

The SAR core successively extracts binary-weighted bits in every clock cycle. The MSB appears on the data bus during the 2nd clock cycle with a delay outlined in the timing specifications. All extracted data bits appear successively on the data bus with the LSB appearing during the 13th/11th/9th clock cycle for 12-/10-/8-bit operation. The serial data stream of conversion bits is preceded by a leading "zero" and succeeded by trailing "zeros." The data output (DOUT) goes into a high-impedance state during the 16th clock cycle.



Figure 5. 10-/8-Bit Timing Diagrams

To sustain the maximum sample rate, all devices have to be resampled immediately after the 16th clock cycle. For lower sample rates, the  $\overline{CS}$  falling edge can be delayed leaving DOUT in a high-impedance condition. Pull  $\overline{CS}$ high after the 10th SCLK falling edge (see the *Operating Modes* section).

#### Analog Input

The devices produce a digital output that corresponds to the analog input voltage within the specified operating range of OV to  $V_{REF}$  for the dual-channel devices and OV to  $V_{DD}$  for the single-channel devices.

Figure 6 shows an equivalent circuit for the analog input AIN (for single-channel devices) and AIN1/AIN2 (for dual-channel devices). Internal protection diodes D1/D2 confine the analog input voltage within the power rails (V<sub>DD</sub>, GND). The analog input voltage can swing from GND - 0.3V to V<sub>DD</sub> + 0.3V without damaging the device.

The electric load presented to the external stage driving the analog input varies depending on which mode the ADC is in: track mode vs. conversion mode. In track mode, the internal sampling capacitor C<sub>S</sub> (16pF) has to be charged through the resistor R (R = 50 $\Omega$ ) to the input voltage. For faithful sampling of the input, the capacitor voltage on C<sub>S</sub> has to settle to the required accuracy during the track time.



Figure 6. Analog Input Circuit

## 500ksps, Low-Power, Serial 12-/10-/8-Bit ADCs

The source impedance of the external driving stage in conjunction with the sampling switch resistance affects the settling performance. The THD vs. Input Resistance graph in the *Typical Operating Characteristics* shows THD sensitivity as a function of the signal source impedance. Keep the source impedance at a minimum for high-dynamic-performance applications. Use a high-performance op amp such as the MAX4430 to drive the analog input, thereby decoupling the signal source and the ADC.

While the ADC is in conversion mode, the sampling switch is open presenting a pin capacitance,  $C_P$  ( $C_P = 5pF$ ), to the driving stage. See the *Applications Information* section for information on choosing an appropriate buffer for the ADC.

#### **ADC Transfer Function**

The output format is straight binary. The code transitions midway between successive integer LSB values such as 0.5 LSB, 1.5 LSB, etc. The LSB size for singlechannel devices is  $VDD/2^n$  and for dual-channel devices is  $VREF/2^n$ , where n is the resolution. The ideal transfer characteristic is shown in Figure 10.

#### **Operating Modes**

The ICs offer two modes of operation: normal mode and power-down mode. The logic state of the  $\overline{CS}$  signal during a conversion activates these modes. The power-down mode can be used to optimize power dissipation with respect to sample rate.

#### Normal Mode

In normal mode, the devices are powered up at all times, thereby achieving their maximum throughput rates. Figure 7 shows the timing diagram of these devices in normal mode. The falling edge of  $\overline{\text{CS}}$  samples the analog input signal, starts a conversion, and frames the serial-data transfer.



Figure 7. Normal Mode



Figure 9. Exiting Power-Down Mode



Figure 10. ADC Transfer Function

To remain in normal mode, keep  $\overline{CS}$  low until the falling edge of the 10th SCLK cycle. Pulling  $\overline{CS}$  high after the 10th SCLK falling edge keeps the part in normal mode.

However, pulling  $\overline{\text{CS}}$  high before the 10th SCLK falling edge terminates the conversion, DOUT goes into high-impedance mode, and the device enters power-down mode. See Figure 8.

#### Power-Down Mode

In power-down mode, all bias circuitry is shut down drawing typically only 1.3µA of leakage current. To save power, put the device in power-down mode between conversions. Using the power-down mode between conversions is ideal for saving power when sampling the analog input infrequently.

#### Entering Power-Down Mode

To enter power-down mode, drive  $\overline{CS}$  high between the 2nd and 10th falling edges of SCLK (see Figure 8). By pulling  $\overline{CS}$  high, the current conversion terminates and DOUT enters high impedance.

#### Exiting Power-Down Mode

To exit power-down mode, implement one dummy conversion by driving  $\overline{CS}$  low for at least 10 clock cycles (see Figure 9). The data on DOUT is invalid during this dummy conversion. The first conversion following the dummy cycle contains a valid conversion result.

The power-up time equals the duration of the dummy cycle, and is dependent on the clock frequency. The power-up time for 500ksps operation (8MHz SCLK) is 2µs.



#### Supply Current vs. Sampling Rate

For applications requiring lower throughput rates, the user can reduce the clock frequency ( $f_{SCLK}$ ) to lower the sample rate. Figure 11 shows the typical supply current ( $I_{VDD}$ ) as a function of sample rate ( $f_S$ ) for the 500ksps devices. The part operates in normal mode and



Figure 11. Supply Current vs. Sample Rate (Normal Operating Mode)

## 500ksps, Low-Power, Serial 12-/10-/8-Bit ADCs

is never powered down. The user can also power down the ADC between conversions by using the power-down mode. Figure 12 shows for the 500ksps device that as the sample rate is reduced, the device remains in the power-down state longer and the average supply current (IVDD) drops accordingly.



Figure 12. Supply Current vs. Sample Rate (Device Powered Down Between Conversions)

### **Dual-Channel Operation**

The MAX11662/MAX11664/MAX11666 feature dual-input channels. These devices use a channel-select (CHSEL) input to select between analog input AIN1 (CHSEL = 0) or AIN2 (CHSEL = 1). As shown in Figure 13, the CHSEL signal is required to change between the 2nd and 12th clock cycle within a regular conversion to guarantee proper switching between channels.

#### **14-Cycle Conversion Mode**

The ICs can operate with 14 cycles per conversion. Figure 14 shows the corresponding timing diagram. Observe that DOUT does not go into high-impedance mode. Also, observe that tACQ needs to be sufficiently long to guarantee proper settling of the analog input voltage. See the *Electrical Characteristics* table for tACQ requirements and the *Analog Input* section for a description of the analog inputs.

### Applications Information

### Layout, Grounding, and Bypassing

For best performance, use PCBs with a solid ground plane. Ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another or digital lines underneath the ADC package. Noise in the VDD power supply, OVDD, and REF affects the ADC's performance. Bypass the VDD, OVDD, and REF to ground with 0.1 $\mu$ F and 10 $\mu$ F bypass capacitors. Minimize capacitor lead and trace lengths for best supply-noise rejection.

#### **Choosing an Input Amplifier**

It is important to match the settling time of the input amplifier to the acquisition time of the ADC. The conversion results are accurate when the ADC samples the input signal for an interval longer than the input signal's worst-case settling time. By definition, settling time is the interval between the application of an input voltage step and the point at which the output signal reaches



Figure 13. Channel Select Timing Diagram



Figure 14. 14-Clock Cycle Operation

and stays within a given error band centered on the resulting steady-state amplifier output level. The ADC input sampling capacitor charges during the sampling cycle, referred to as the acquisition period. During this acquisition period, the settling time is affected by the input resistance and the input sampling capacitance. This error can be estimated by looking at the settling of an RC time constant using the input capacitance and the source impedance over the acquisition time period.

Figure 15 shows a typical application circuit. The MAX4430, offering a settling time of 37ns at 16 bits, is an excellent choice for this application. See the THD vs. Input Resistance graph in the *Typical Operating Characteristics*.

### **Choosing a Reference**

For devices using an external reference, the choice of the reference determines the output accuracy of the ADC. An ideal voltage reference provides a perfect initial accuracy and maintains the reference voltage independent of changes in load current, temperature, and time. Considerations in selecting a reference include initial voltage accuracy, temperature drift, current source, sink capability, quiescent current, and noise. Figure 15 shows a typical application circuit using the MAX6126 to provide the reference voltage. The MAX6033 and MAX6043 are also excellent choices.



Figure 15. Typical Application Circuit

# Serial 12 Integral nonlinearity on an actual transfe these devices, the s the end points of th

## 500ksps, Low-Power, Serial 12-/10-/8-Bit ADCs

## Definitions

### Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. For these devices, the straight line is a line drawn between the end points of the transfer function after offset and gain errors are nulled.

### **Differential Nonlinearity**

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of  $\pm 1$  LSB or less guarantees no missing codes and a monotonic transfer function.

### **Offset Error**

The deviation of the first code transition (00 . . . 000) to (00 . . . 001) from the ideal, that is, AGND + 0.5 LSB.

### Gain Error

The deviation of the last code transition (111  $\dots$  110) to (111  $\dots$  111) from the ideal after adjusting for the offset error, that is, V<sub>REF</sub> - 1.5 LSB.

### **Aperture Jitter**

Aperture jitter (t<sub>AJ</sub>) is the sample-to-sample variation in the time between the samples.

### Aperture Delay

Aperture delay (tAD) is the time between the falling edge of sampling clock and the instant when an actual sample is taken.

### Signal-to-Noise Ratio (SNR)

SNR is a dynamic figure of merit that indicates the converter's noise performance. For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

SNR (dB) (MAX) =  $(6.02 \times N + 1.76)$  (dB)

In reality, there are other noise sources such as thermal noise, reference noise, and clock jitter that also degrade SNR. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.

### Signal-to-Noise Ratio and Distortion (SINAD)

SINAD is a dynamic figure of merit that indicates the converter's noise and distortion performance. SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset:

$$SINAD(dB) = 20 \times log \left[ \frac{SIGNAL_{RMS}}{(NOISE + DISTORTION)_{RMS}} \right]$$

### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$THD = 20 \times log\left(\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1}\right)$$

where  $V_1$  is the fundamental amplitude and  $V_2\!-\!V_5$  are the amplitudes of the 2nd- through 5th-order harmonics.

### Spurious-Free Dynamic Range (SFDR)

SFDR is a dynamic figure of merit that indicates the lowest usable input signal amplitude. SFDR is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset. SFDR is specified in decibels with respect to the carrier (dBc).

### Full-Power Bandwidth

Full-power bandwidth is the frequency at which the input signal amplitude attenuates by 3dB for a full-scale input.

### **Full-Linear Bandwidth**

Full-linear bandwidth is the frequency at which the signal-to-noise ratio and distortion (SINAD) is equal to a specified value.

### **Intermodulation Distortion**

Any device with nonlinearities creates distortion products when two sine waves at two different frequencies ( $f_1$  and  $f_2$ ) are applied into the device. Intermodulation distortion (IMD) is the total power of the IM2 to IM5 intermodulation products to the Nyquist frequency relative to the total input power of the two input tones,  $f_1$  and  $f_2$ . The individual input tone levels are at -6dBFS.

## Chip Information

PROCESS: CMOS

## \_Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
10 µMAX	U10E+3	<u>21-0109</u>	<u>90-0148</u>
6 SOT23	U6+1	<u>21-0058</u>	<u>90-0175</u>

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/10	Initial release	_
1	1/11	Released the MAX11663 and updated Figures 11 and 12.	1, 23
2	6/11	Released the MAX11662/MAX11664/MAX11666. Updated the <i>Electrical Characteristics</i> .	1–14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

\_\_\_\_ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2011 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.