

LTC4241

### FEATURES

- Allows Safe Board Insertion and Removal from a Live PCI Slot
- Controls 3.3V, 5V, –12V, 12V and 3.3V Auxiliary Supplies
- Independent 3.3V Auxiliary Supply Hot Swap<sup>™</sup> Controller
- Adjustable Foldback Current Limit with Circuit Breaker
- Adjustable Supply Voltage Power-Up Rate
- High Side Drive for External N-Channel FETs
- –12V and 12V On-Chip Switches
- Fault and Power Good Outputs

### **APPLICATIONS**

- PCI-Based Servers
- Computer Systems

T, LTC and LT are registered trademarks of Linear Technology Corporation. Hot Swap is a trademark of Linear Technology Corporation.

### PCI-Bus with 3.3V Auxiliary Hot Swap Controller

### DESCRIPTION

The LTC<sup>®</sup>4241 is a Hot Swap controller that allows a board to be safely inserted and removed from a live PCI-bus slot. It has a primary controller that controls the four PCI supplies and an independent auxiliary controller to control the 3.3V auxiliary supply. External N-channel transistors are used to control the 3.3V, 5V and 3.3V auxiliary supplies while on-chip switches control the –12V and 12V supplies. The 3.3V, 5V and 3.3V auxiliary supplies can be ramped up at an adjustable rate. Electronic circuit breakers protect all five supplies against overcurrent faults. The foldback current limit feature reduces current spikes and power dissipation when shorts occur. The PWRGD output of the primary controller indicates when all four PCI supplies are within tolerance. The FAULT output indicates an overcurrent condition for any of the five supplies.

The LTC4241 is available in the 20-pin narrow SSOP package.



#### Figure 1. Hot Swappable PCI and 3.3V Auxiliary Supplies

T LINEAR TECHNOLOGY

### **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

Supply Voltages
12V <sub>IN</sub>
V <sub>EEIN</sub>
AUXIN
Input Voltage
ON–0.3V to 14V
AUXON0.3V to 14V
Output Voltages
(FAULT, PWRGD)–0.3V to 14V
Analog Voltages
TIMER, 3V <sub>IN</sub> , 3V <sub>SENSE</sub> , GATE,
$5V_{SENSE}$ , $5V_{IN}$ 0.3V to (12V <sub>IN</sub> + 0.3V)
3V <sub>OUT</sub> , 5V <sub>OUT</sub> –0.3V to 14V
AUXSENSE0.3V to (AUXIN + 0.3V)
V <sub>EEOUT</sub> –14V to + 0.3V
12V <sub>OUT</sub> 0.3V to 14V
AUXGATE Internally Limited (Note 3)
Operating Temperature Range
LTC4241CGN 0°C to 70°C
LTC4241IGN–40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering,10sec)

### PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

**DC ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>12VIN</sub> = 12V, V<sub>VEEIN</sub> = -12V, V<sub>3VIN</sub> = 3.3V, V<sub>5VIN</sub> = 5V,  $V_{AUXIN} = 3.3V.$  (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
I <sub>DD</sub>	V <sub>12VIN</sub> Supply Current V <sub>AUXIN</sub> Supply Current	$ON = V_{12VIN}$ AUXON = $V_{AUXIN}$	•		2.5 0.5	8 1.5	mA mA
V <sub>LKO</sub>	Undervoltage Lockout, Low-to-High Transition	12V <sub>IN</sub> 3V <sub>IN</sub> 5V <sub>IN</sub> AUXIN	• • •	6.5 2.25 3.65 2.35	9 2.50 3.90 2.60	10.8 2.75 4.15 2.85	V V V V
V <sub>LKH</sub>	Undervoltage Lockout Hysteresis	3V <sub>IN</sub> , 5V <sub>IN</sub> AUXIN			20 120		mV mV
V <sub>SENSE5(TH)</sub>	Current Limit Sense Voltage Threshold (V <sub>5VIN</sub> – V <sub>5VSENSE</sub> )	$V_{5VOUT} = 0V$ $V_{5VOUT} > 4V$	•	5.5 40	9 55	14.5 70	mV mV
V <sub>SENSE3(TH)</sub>	Current Limit Sense Voltage Threshold (V <sub>3VIN</sub> – V <sub>3VSENSE</sub> )	$V_{3VOUT} = 0V$ $V_{3VOUT} > 2V$	•	5.5 40	9 55	14.5 70	mV mV
t <sub>CB</sub>	Circuit Breaker Trip Filter Time	$(V_{5VIN} - V_{5VSENSE}) = Step 0 to 100mV$ $(V_{AUXIN} - V_{AUXSENSE}) = Step 0 to 100mV$			17 8		μs μs
Igate	GATE Pin Output Current	ON High, FAULT High, V <sub>GATE</sub> = GND ON Low, FAULT High, V <sub>GATE</sub> = 5V ON High, FAULT Low, V <sub>GATE</sub> = 5V	•	-20 5	-60 200 25	-100 35	μΑ μΑ mA



**DC ELECTRICAL CHARACTERISTICS** temperature range, otherwise specifications are at  $T_A = 25^{\circ}$ C.  $V_{12VIN} = 12V$ ,  $V_{VEEIN} = -12V$ ,  $V_{3VIN} = 3.3V$ ,  $V_{5VIN} = 5V$ ,  $V_{AUXIN} = 3.3V$ . (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
$\Delta V_{GATE}$	External Gate Voltage	(V <sub>12VIN</sub> – V <sub>GATE</sub> )	•		100	200	mV
V <sub>DROP</sub>	Internal Switch Voltage Drop	(V <sub>12VIN</sub> – V <sub>12VOUT</sub> ), I <sub>12VOUT</sub> = 500mA (V <sub>EEOUT</sub> – V <sub>VEEIN</sub> ), I <sub>VEEIN</sub> = 100mA	•		200 120	600 250	mV mV
I <sub>CL(12)</sub>	Current Limit	$12V_{IN} = 12V$ , $12V_{OUT} = 0V$ , TIMER = GND $12V_{IN} = 12V$ , $12V_{OUT} = 11V$ , TIMER = GND	•	-50 -525	-300 -850	-575 -1500	mA mA
I <sub>CL(VEE)</sub>	Current Limit	$V_{EEIN} = -12V$ , $V_{EEOUT} = 0V$ , TIMER = GND $V_{EEIN} = -12V$ , $V_{EEOUT} = -11V$ , TIMER = GND	•	50 250	200 450	425 750	mA mA
T <sub>TS</sub>	Thermal Shutdown Temperature				150		0°
V <sub>PG(TH)</sub>	Power Good Threshold Voltage	V <sub>12VOUT</sub> Rising V <sub>VEEOUT</sub> Falling V <sub>3VOUT</sub> Rising V <sub>5VOUT</sub> Rising	•	10.8 -10.2 2.8 4.5	11.1 -10.5 2.9 4.65	11.4 -10.8 3.0 4.78	V V V V
V <sub>PGH</sub>	Power Good Hysteresis	3V <sub>OUT</sub> 5V <sub>OUT</sub> 12V <sub>OUT</sub> , V <sub>EEOUT</sub>			20 30 50		mV mV mV
V <sub>IL</sub>	Input Low Voltage	ON, AUXON	•			0.8	V
V <sub>IH</sub>	Input High Voltage	ON, AUXON	•	2			V
V <sub>OL</sub>	Output Low Voltage	FAULT, PWRGD , I <sub>OL</sub> = 3mA	•			0.4	V
I <sub>IN</sub>	AUXON Pin Input Current	AUXON = GND AUXON = V <sub>AUXIN</sub>	•		±0.08 ±0.08	±10 ±10	μΑ μΑ
	ON Pin Input Current	ON = GND ON = V <sub>12VIN</sub>	•		±0.08 ±0.08	±10 ±10	μΑ μΑ
	5V <sub>SENSE</sub> Input Current	5V <sub>SENSE</sub> = 5V	•		50	100	μA
	3V <sub>SENSE</sub> Input Current	3V <sub>SENSE</sub> = 3V	•		50	100	μA
	5V <sub>IN</sub> Input Current	5V <sub>IN</sub> = 5V	•		580	900	μA
	3VIN Input Current	$3V_{IN} = 3V$	•		310	550	μA
	5V <sub>OUT</sub> Input Current	$5V_{OUT} = 5V, ON = V_{12VIN}$	•		260	500	μA
	3V <sub>OUT</sub> Input Current	$3V_{OUT} = 3V, ON = V_{12VIN}$	•		150	350	μA
R <sub>DIS</sub>	5V <sub>OUT</sub> Discharge Impedance 3V <sub>OUT</sub> Discharge Impedance 12V <sub>OUT</sub> Discharge Impedance V <sub>EEOUT</sub> Discharge Impedance	ON = GND ON = GND ON = GND ON = GND			60 50 450 1600		Ω Ω Ω
I <sub>TIMER</sub>	TIMER Pin Current	Timer On, V <sub>TIMER</sub> = GND, Timer Off, V <sub>TIMER</sub> = 5V,	•	-15	-22 45	-27	μA mA
V <sub>TIMER</sub>	TIMER Threshold Voltage (V <sub>12VIN</sub> – V <sub>TIMER</sub> )		•	0.5	0.9	1.3	V
V <sub>AUXCB</sub>	Circuit Breaker Trip Voltage (V <sub>AUXIN</sub> – V <sub>AUXSENSE</sub> )		•	40	50	60	mV
I <sub>AUXGATE</sub>	AUXGATE Gate Output Current	AUXON High, $\overline{FAULT}$ High, $V_{AUXGATE} = GND$ AUXON Low, $\overline{FAULT}$ High, $V_{AUXGATE} = 5V$ AUXON High, FAULT Low, $V_{AUXGATE} = 10V$	•	-6	-10 200 50	-14	μA μA mA
$\Delta V_{AUXGATE}$	External AUXGATE Gate Voltage	(V <sub>AUXGATE</sub> – V <sub>AUXIN</sub> ), V <sub>AUXIN</sub> = 3.3V	•	5	8	11	V

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2 : All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 3 : An internal zener on the AUXGATE pin clamps the charge pump voltage to a typical maximum operating voltage of 12V. External overdrive of the AUXGATE pin beyond the internal zener voltage may damage the device.



### TYPICAL PERFORMANCE CHARACTERISTICS





### TYPICAL PERFORMANCE CHARACTERISTICS







AUXGATE Voltage vs Temperature







12V Internal Switch Voltage Drop vs Temperature



Power Good Threshold Voltage vs Temperature (5V<sub>OUT</sub>)



V<sub>EE</sub> Internal Switch Voltage Drop vs Temperature



Power Good Threshold Voltage vs Temperature (3V<sub>OUT</sub>)





### TYPICAL PERFORMANCE CHARACTERISTICS



. .\_...

### PIN FUNCTIONS

 $12V_{\rm IN}$  (Pin 1): 12V Supply Input. This pin powers the primary controller internal circuitry. A  $0.5\Omega$  switch is connected between  $12V_{\rm IN}$  and  $12V_{\rm OUT}$  with a foldback current limit. An undervoltage lockout circuit prevents the switches from turning on while the  $12V_{\rm IN}$  pin voltage is less than 9V.

 $V_{EEIN}$  (Pin 2): –12V Supply Input. A 1.2 $\Omega$  switch is connected between  $V_{EEIN}$  and  $V_{EEOUT}$  with a foldback current limit.

**3V<sub>OUT</sub> (Pin 3):** 3.3V Output Monitor. Used to monitor the 3.3V output supply voltage. The PWRGD signal cannot go low until the 3V<sub>OUT</sub> pin exceeds 2.9V.

**TIMER (Pin 4):** Current Limit Fault Timer Input. Connect a capacitor from TIMER to ground. With the primary controller turned off (ON = GND) or the internal circuit breaker tripped due to a PCI supply fault (FAULT = Iow), the TIMER pin is internally held at ground. When the primary controller is turned on, a  $22\mu$ A pull-up current source is connected to TIMER. Current limit faults from the PCI supplies will be ignored until the voltage at the TIMER pin rises to within 0.9V of  $12V_{IN}$ .

**ON (Pin 5):** On Control Input. A rising edge turns on the external N-channel FETs for 3.3V and 5V PCI supplies, the internal 12V and –12V switches and a falling edge turns it off. If the ON pin is cycled low then high following the trip of the circuit breaker due to a PCI supply fault, the circuit breaker is reset.

**FAULT (Pin 6):** Fault Output. Open drain logic output used by both the primary and auxiliary controller to indicate an overcurrent fault condition. When any of the PCI and 3.3V auxiliary supplies are in current limit fault, the controller detecting the fault (primary or auxiliary) will be latched off and the FAULT pin will be pulled low. Current limit faults from the PCI supplies are ignored while the voltage at the TIMER pin is less than  $(12V_{IN} - 0.9V)$ . The current limit fault detected by the primary controller will not cause the auxiliary controller to latch off and vice versa.

**PWRGD** (Pin 7): Power Good Output. Open drain logic output used by the primary controller to indicate the voltage status of the PCI supplies. PWRGD remains low while  $V_{12VOUT} \ge 11.1V$ ,  $V_{3VOUT} \ge 2.9V$ ,  $V_{5VOUT} \ge 4.65V$ ,  $V_{VEEOUT} \le -10.5V$ . When one of the supplies falls below its power good threshold voltage,  $\overline{PWRGD}$  will go high after a 15µs deglitching time. The switches will not be turned off when  $\overline{PWRGD}$  goes high.

GND (Pin 8): Chip Ground

**AUXGATE (Pin 9):** High Side Gate Drive for the 3.3V Auxiliary External N-channel MOSFET. An internal charge pump generates at least 8V of gate drive from a 3.3V auxiliary supply. A zener clamps AUXGATE approximately 12V above the supply voltage at AUXIN. The rise time at AUXGATE is set by an external AUXGATE capacitor connected to ground and an internal  $10\mu$ A current source provided by the charge pump. If the circuit breaker trips or the auxiliary supply voltage hits the undervoltage lockout threshold, a 50mA current sink rapidly pulls AUXGATE low.

**AUXSENSE (Pin 10):** 3.3V Auxiliary Circuit Breaker Current Sense Input. The load current is monitored by a sense resistor connected between AUXIN and AUXSENSE. The circuit breaker trips if the voltage across the sense resistor exceeds 50mV and the AUXGATE pin voltage will be turned off.

**AUXIN (Pin 11):** 3.3V Auxiliary Supply Input. This pin powers the auxiliary controller internal circuitry. An undervoltage lockout circuit disables the AUXGATE pin until the supply voltage at AUXIN is greater than 2.6V. AUXGATE is held at ground potential until the undervoltage lockout deactivates. If no 3.3V auxiliary supply is available, tie AUXIN to ground.

**AUXON (Pin 12):** ON Control Input for Auxiliary Supply. A rising edge turns on the external N-channel FET for 3.3V auxiliary supply and a falling edge turns it off. If the AUXON pin is cycled low then high following the trip of the circuit breaker due to a 3.3V auxiliary supply fault, the circuit breaker is reset.

 $3V_{IN}$  (Pin 13): 3.3V Supply Sense Input. An undervoltage lockout circuit prevents the switches from turning on when the voltage at the  $3V_{IN}$  pin is less than 2.5V. If no 3.3V input supply is available, tie  $3V_{IN}$  to the  $5V_{IN}$  pin.

 $3V_{SENSE}$  (Pin 14): 3.3V Current Limit Set Pin. With a sense resistor placed in the supply path between  $3V_{IN}$  and  $3V_{SENSE}$ , the GATE pin voltage will be adjusted to maintain



### PIN FUNCTIONS

a constant voltage across the sense resistor and a constant current through the switch. A foldback feature makes the current limit decrease as the voltage at the  $3V_{OUT}$  pin approaches ground. To disable the current limit,  $3V_{SENSE}$  and  $3V_{IN}$  can be shorted together.

**GATE (Pin 15):** High Side Gate Drive for the 3.3V and 5V PCI Supplies External N-channel MOSFETs. Requires an external series RC network for the current limit loop compensation and setting the minimum ramp-up rate. During power-up, the slope of the voltage rise at the GATE is set by the internal  $60\mu$ A pull up current source and the external GATE capacitor connected to ground. During power-down, the slope of the falling voltage is set by the 200 $\mu$ A current source connected to ground and the external GATE capacitor.

 $5V_{SENSE}$  (Pin 16): 5V Current Limit Set Pin. With a sense resistor placed in the supply path between  $5V_{IN}$  and  $5V_{SENSE}$ , the GATE pin voltage will be adjusted to maintain a constant voltage across the sense resistor and a constant current through the switch. A foldback feature makes

the current limit decrease as the voltage at the  $5V_{OUT}$  pin approaches ground. To disable the current limit,  $5V_{SENSE}$  and  $5V_{IN}$  can be shorted together.

 $5V_{IN}$  (Pin 17): 5V Supply Sense Input. Used to monitor the 5V input supply voltage. An undervoltage lockout circuit prevents the switches from turning on when the voltage at the  $5V_{IN}$  pin is less than 3.9V.

 $5V_{OUT}$  (Pin 18): 5V Output Monitor. Used to monitor the 5V output supply voltage. The PWRGD signal cannot go low until the  $5V_{OUT}$  pin exceeds 4.65V.

**V**<sub>EEOUT</sub> (**Pin 19**): -12V Supply Output. A 1.2 $\Omega$  switch is connected between V<sub>EEIN</sub> and V<sub>EEOUT</sub>. V<sub>EEOUT</sub> must fall below -10.5V before the PWRGD signal can go low on the LTC4241.

**12V<sub>OUT</sub> (Pin 20):** 12V Supply Output. A  $0.5\Omega$  switch is connected between  $12V_{IN}$  and  $12V_{OUT}$ .  $12V_{OUT}$  must exceed 11.1V before the PWRGD signal can go low on the LTC4241





### **BLOCK DIAGRAM**





#### **Hot Circuit Insertion**

When a circuit board is inserted into a live PCI slot, the supply bypass capacitors on the board can draw huge transient currents from the PCI power bus as they charge up. The transient currents can cause permanent damage to the connector pins and glitches the power bus, causing other boards in the system to reset.

The LTC4241 is designed to turn a board's supply voltages on and off in a controlled manner, allowing the board to be safely inserted or removed from a live PCI slot without glitching the system power supplies. The chip also protects the PCI supplies from shorts and monitors the supply voltages.

The LTC4241 is designed for motherboard applications and includes an additional independent controller for the 3.3V auxiliary supply.

#### LTC4241 Feature Summary

1. Allows safe board insertion and removal from a motherboard.

2. Primary controller to control the four PCI supplies: 3.3V, 5V, -12V, 12V and an independent auxiliary controller to control the 3.3V auxiliary supply.

3. Adjustable foldback current limit for PCI supplies: an adjustable analog current limit with a value that depends on the output voltage. If the output is shorted to ground, the current limit drops to keep power dissipation and supply glitches to a minimum.

4. Electronic circuit breaker for all supplies: if a supply remains in current limit for too long, the circuit breaker will trip, the supplies will be turned off and the FAULT pin pulled low.

5. Current limit power-up: the four PCI supplies are allowed to power up in current limit. This allows the chip to power up boards with a wide range of capacitive loads without tripping the circuit breaker. The maximum allowable power-up time is programmable using the TIMER pin.

6. On-Chip –12V and 12V power switches

7. Power good output: monitors the voltage status of the four PCI supply voltages. The 3.3V auxiliary supply is not monitored.

8. Fault control: the current limit fault detected by either the primary or auxiliary controller will not cause the other controller to latch off. Both controllers use the FAULT output to indicate a fault condition.

9. Space saving 20-pin narrow SSOP package.

#### **PCI Power Requirements**

PCI systems usually require four power rails: 5V, 3.3V, -12V and 12V. Systems implementing the 3.3V signaling environment are usually required to provide all four rails in every system.

A 3.3V auxiliary supply is added in the PCI system to power PCI logic functions that need to remain active when the rest of the system is unpowered.

The tolerance of the supplies as measured at the components is summarized in Table 1.

# Table 1. PCI Power Supply Requirements SUPPLY TOLERANCE

TOLERANCE	LOAD
$5V \pm 5\%$	<3000µF
$3.3V\pm0.3V$	<3000µF
$12V \pm 5\%$	<500µF
$-12V \pm 10\%$	<120µF
$3.3V\pm0.3V$	<500µF
	$5V \pm 5\%$ $3.3V \pm 0.3V$ $12V \pm 5\%$ $-12V \pm 10\%$

#### Power-Up Sequence for PCI Power Supplies

The PCI power supplies are controlled by placing external N-channel pass transistors in the 3.3V and 5V power paths, and internal pass transistors for the 12V and -12V power paths (Figure 1).

Resistors R1 and R2 provide a current signal for fault detection and R7 and C1 provide current control loop compensation. Resistors R4 and R5 prevent high frequency oscillations in Q1 and Q2.

When the ON pin is pulled high, the GATE pin is pulled high by an internal  $60\mu$ A current source and the pass transistors are allowed to turn on. The internal 12V and -12V switches are also turned on and a 22 $\mu$ A current source is connected to the TIMER pin (Figure 2).







Figure 2. Normal Power-Up Sequence

The current in each pass transistor increases until it reaches the current limit for each supply. Each supply is allowed to power up at the rate  $dV/dt = 60\mu A/C1$  or as determined by the current limit and the load capacitance on the supply line, whichever is slower. Current limit faults are ignored while the TIMER pin voltage is ramping up and is less than 0.9V below  $12V_{IN}$ . Once all four PCI supply voltages are within tolerance, the PWRGD pin will pull low.

#### Power-Down Sequence for PCI Power Supplies

When the ON pin is pulled low, a power-down sequence begins for all the PCI power supplies (Figure 3).

Internal switches are connected to each of the output supply voltage pins to discharge the load capacitors to ground. The TIMER pin is immediately pulled low and the internal 12V and -12V switches are turned off. The GATE pin is pulled to ground by an internal 200µA current source. This turns off the external pass transistors in a controlled manner and prevents the load current on the 3.3V and 5V supplies from going to zero instantaneously and glitching the power supply voltages. When any of the output voltages dips below its threshold, the PWRGD pin pulls high.



Figure 3. Normal Power-Down Sequence

#### Timer

During a power-up sequence for the PCI power supplies, a  $22\mu$ A current source is connected to the TIMER pin and current limit faults are ignored until the voltage ramps to within 0.9V of  $12V_{IN}$ . This feature allows the chip to power up a PCI slot that can accommodate boards with a wide range of capacitive loads on the supplies. The power-up time for any one of the four outputs will be:

$$t_{ON} \cong 2 \bullet \left( \frac{C_{LOAD} \bullet V_{OUT}}{I_{LIMIT} - I_{LOAD}} \right)$$

For example, for  $C_{LOAD} = 2000\mu$ F,  $V_{OUT} = 5$ V,  $I_{LIMIT} = 7$ A,  $I_{LOAD} = 5$ A, the 5 $V_{OUT}$  turn-on time will be ~10ms. By substituting the variables in the above equation with the appropriate values, the turn-on time for the other three outputs can be calculated. The timer period should be set longer than the maximum supply turn-on time but short enough to not exceed the maximum safe operating area of the pass transistor during a short-circuit. The timer period is given by:

$$t_{\text{TIMER}} = \frac{C_{\text{TIMER}} \bullet 11.1V}{22\mu A}$$

sn4241 42411

For  $C_{TIMER} = 0.1 \mu F$ , the timer period will be ~50ms. The TIMER pin is immediately pulled low when ON goes low.

#### Thermal Shutdown

The internal switches for the 12V and –12V supplies are protected by an internal current limit and thermal shutdown circuit. When the temperature of the chip reaches 150°C, only the switches controlling the PCI supplies will be latched off and the FAULT pin will be pulled low.

#### Short-Circuit Protection for PCI Power Supplies

During a normal power-up sequence for the PCI power supplies, if the TIMER is done ramping and any supply is still in current limit, all of the pass transistors will be immediately turned off, the TIMER and FAULT pin will be pulled low as shown in Figure 4.



Figure 4. Power-Up into a Short on 3.3V Output

If a short-circuit occurs after the PCI supplies are powered up, the shorted supply's current will drop immediately to the limit value (Figure 5).

If the supply remains in current limit for more than  $17\mu s$ , all of the PCI supplies except the 3.3V auxiliary supply will be latched off. The  $17\mu s$  delay prevents quick current

spikes — for example, from a fan turning on — from causing false trips of the circuit breaker. The chip will stay in the latched-off state until the ON pin is cycled low then high, or the  $12V_{IN}$  supply is cycled.

To prevent excessive power dissipation in the pass transistors and to prevent voltage spikes on the supplies during short-circuit conditions, the current limit on each PCI supply, except the 3.3V auxiliary supply, is designed to be a function of the output voltage. As the output voltage drops, the current limit decreases. Unlike a traditional circuit breaker function where huge currents can flow before the breaker trips, the current foldback feature assures that the supply current will be kept at a safe level and prevent voltage glitches when powering up into a short.



Figure 5. Short-Circuit on 5V Followed by Circuit Breaker Reset

The current limit and the foldback current level for the 5V and 3.3V outputs are both a function of the external sense resistor (R1 for  $5V_{OUT}$  and R2 for  $3V_{OUT}$ , see Figure 1). As shown in Figure 1, a sense resistor is connected between  $5V_{IN}$  and  $5V_{SENSE}$  for the 5V supply. For the 3V supply, a sense resistor is connected between  $3V_{IN}$  and  $3V_{SENSE}$ .



The current limit and the foldback current level (at the  $V_{\text{OUT}}$  = 0V) are given by:

 $I_{LIMIT} = 55 mV/R_{SENSE}$ 

 $I_{FOLDBACK} = 9mV/R_{SENSE}$ 

As a design aid, the current limit and foldback level for commonly used values for  $R_{\text{SENSE}}$  are given in Table 2.

Table 2. ILIMIT allu IFOLDBACK VS RSENSE				
<b>R<sub>SENSE</sub> (Ω)</b>	I <sub>LIMIT</sub>	IFOLDBACK		
0.005	11A	1.8A		
0.006	9.2A	1.5A		
0.007	7.9A	1.3A		
0.008	6.9A	1.1A		
0.009	6.1A	1.0A		
0.01	5.5A	0.9A		

Table 2. ILIMIT and IFOLDBACK VS RSENSE

The current limit for the internal 12V switch is set at 850mA folding back to 300mA and the -12V switch at 450mA folding back to 200mA.

In systems where it is possible to exceed the current limit for a short amount of time, it might be necessary to prevent the analog current loop from responding quickly so the output voltage does not droop. This can be accomplished by adding an RC filter across the sense resistor as shown in Figure 6. R<sub>F</sub> should be  $20\Omega$  or less to prevent offset errors. A capacitor, C<sub>F</sub>, of  $0.1\mu$ F gives a delay of about 1.5µs and a 1µF capacitor gives a delay of about 15µs.



Figure 6. Delay in the Current Limit Loop

### Power-Up/Down Sequence for 3.3V Auxiliary Supply

The 3.3V auxiliary supply is controlled by placing an external N-channel pass transistor Q3 in the  $3.3V_{\text{AUX}}$ 



power path (Figure 1). The resistor R3 provides load current fault detection and R6 prevents high frequency oscillation in Q3.

When power is first applied to V<sub>AUXIN</sub>, the AUXGATE pin pulls low. A low-to-high transition at the AUXON pin initiates the AUXGATE ramp up (Figure 7). The AUXGATE is pulled high by an internal 10µA current source and the pass transistor is allowed to turn on. As the auxiliary controller does not have the foldback current limit feature and timer control, the inrush supply current during powerup is limited by ramping the gate of the pass transistor at a controlled rate (dV/dt =  $10\mu A/C3$ ) where C3 is the total external capacitance between AUXGATE and ground. With proper selection of the C3 capacitance value, the inrush current (I =  $C_{I,OAD} \cdot dV/dt = 10\mu A \cdot C_{I,OAD}/C3$ ) is limited to a value less than the current limit set by the sense resistor R3. This prevents the circuit breaker from tripping during power-up.  $C_{I,OAD}$  is the total load capacitance on the 3.3V auxiliary supply line. For example, for C3 = 10nF,  $C_{LOAD} = 470 \mu F$ , R3 = 0.07 $\Omega$ ,  $I_{LIMIT} = 0.7A$ , the inrush current will be  $0.47A < I_{I | IM|T}$ . The ramp-up time for 3.3VAUX output to reach its final value is equal to  $t = (V_{AIIXIN} \bullet C3)/10\mu A.$ 

A high-to-low transition at the AUXON pin initiates a AUXGATE ramp-down at a slope of  $-200\mu$ A/C3 as the AUXGATE is pulled to ground by an internal 200 $\mu$ A current source. This will allow the load capacitance on the supply line to discharge while the AUXGATE pulls low to turn off the external N-channel pass transistor.



Figure 7. Power-Up/Down Sequence for 3.3V Auxiliary Supply

sn4241 4241f

#### Electronic Circuit Breaker for 3.3V Auxiliary Supply

An electronic circuit breaker is used to protect against excessive load current and short-circuits on the 3.3V auxiliary supply. The load current is monitored by placing a sense resistor R3 between AUXIN and AUXSENSE as shown in Figure 1. The circuit breaker trip threshold is 50mV and exhibits a response time of 8 $\mu$ s. Unlike the PCI supplies which use the current foldback limit with circuit breaker during short-circuits, here the circuit breaker will trip and immediately pull AUXGATE to ground if the voltage between AUXIN and AUXSENSE exceeds 50mV for more than 8 $\mu$ s. The external N-channel transistor is turned off and FAULT is pulled low. The circuit breaker is reset when AUXON is cycled low then high, or the AUXIN supply is cycled. If the circuit breaker feature is not required, the AUXSENSE pin can be shorted to AUXIN.

The trip current of the circuit breaker is set by:

 $I_{TRIP} = 50 \text{mV/R3}$ 

As a design aid, the trip current for commonly used values for R3 is given in Table 3.

Table 3. I <sub>TRIP</sub> vs R3		
<b>R3 (</b> Ω)	I <sub>TRIP</sub>	
0.05	1A	
0.06	833mA	
0.07	714mA	
0.08	625mA	
0.09	556mA	
0.1	500mA	

If more than  $8\mu s$  of response time is needed to reject supply current ripple noise, an external resistor,  $R_F$ , of  $20\Omega$  and capacitor,  $C_F$ , of  $1\mu F$  (Figure 6) can be added to the AUXSENSE circuit. This will give a delay of  $15\mu s$ .

#### **Supply Bypass Capacitors**

In motherboard applications, large bypass capacitors are recommended at each of the system power supplies to minimize supply glitches as a result of board insertion. A supply bypass capacitor of  $\geq 100 \mu F$  at  $12 V_{IN}$  connection is recommended.



the Sense Resistor for the 5V Rail

#### PCB Layout Considerations for the Sense Resistor

For proper circuit breaker operation, 4-wire Kelvin-sense connections between the sense resistor and the LTC4241's  $5V_{IN}$  and  $5V_{SENSE}$  pins,  $3V_{IN}$  and  $3V_{SENSE}$  pins and AUXIN and AUXSENSE pins are strongly recommended. The drawing in Figure 8 illustrates the correct way of making connections between the LTC4241 and the sense resistor. PCB layout should be balanced and symmetrical to minimize wiring errors. In addition, the PCB layout for the sense resistors and the power MOSFETs should include good thermal management techniques for optimal sense resistor power dissipation.

#### **Power MOSFET and Sense Resistor Selection**

Table 4 lists some available N-channel power MOSFETs . Table 5 lists some current sense resistors that can be used with the LTC4241's circuit breakers. Table 6 lists the supplier web site addresses for discrete components mentioned throughout this datasheet.

CURRENT Rating	PART NUMBER	PACKAGE	V <sub>DS</sub> MAX	V <sub>gs</sub> max	R <sub>DS(on)</sub>	MANUFACTURER
8.0A	Si4412ADY	S0-8	30V	±20V	0.024Ω	Vishay-Siliconix
3.5A	Si2306DS	S0T-23	30V	±20V	0.057Ω	Vishay-Siliconix
10A	Si4410DY	S0-8	30V	±20V	0.013Ω	Vishay-Siliconix
13A	IRF7413	S0-8	30V	±20V	0.011Ω	International Rectifier
2.7A	FDN 359AN	S0T-23	30V	±20V	0.046Ω	Fairchild Semiconductor
						an 10.11.10.11



CURRENT LIMIT VALUE	PART NUMBER	DESCRIPTION	MANUFACTURER
0.7A	WSL2010R07	0.07Ω, 0.5W, 1% Resistor	Vishay-Dale
1A	LR120601R055F WSL2010R055	0.055Ω, 0.5W, 1% Resistor	IRC-TT Vishay-Dale
2A	LR120601R028F WSL2010R028	0.028Ω, 0.5W, 1% Resistor	IRC-TT Vishay-Dale
5A	LR120601R011F WSL2010R011	0.011Ω, 0.5W, 1% Resistor	IRC-TT Vishay-Dale
7.9A	WSL2512R007	0.007Ω, 1W, 1% Resistor	Vishay-Dale
11A	WSL2512R005	0.005Ω, 1W, 1% Resistor	Vishay-Dale

#### Table 5. Sense Resistor Selection Guide

#### Table 6. Manufacturers' Web Site

MANUFACTURER	WEB SITE
International Rectifier	www.irf.com
Fairchild Semiconductor	www.fairchildsemi.com
IRC-TT	www.irctt.com
Vishay-Dale	www.vishay.com
Vishay-Siliconix	www.vishay.com
Diodes, Inc.	www.diodes.com
IRC-TT Vishay-Dale Vishay-Siliconix	www.irctt.com www.vishay.com www.vishay.com

### PACKAGE DESCRIPTION



sn4241 4241f



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

### TYPICAL APPLICATION

**RELATED PARTS** 



Figure 9. System Without 3.3V Supply

PART NUMBER	DESCRIPTION	COMMENTS
LTC1421	2-Channel Hot Swap Controller	Operates from 3V to 12V and Supports –12V
LTC1422	Hot Swap Controller in SO-8	System Reset Output with Programmable Delay
LT1641-1/LT1641-2	High Voltage Hot Swap Controller	Operates from 9V to 80V, SO-8 Package, Latch Off/Auto Retry
LTC1642	Fault Protected Hot Swap Controller	Operates Up to 16.5V, Protected to 33V
LTC1643AL/LTC1643AL-1/LTC1643AH	PCI-Bus Hot Swap Controller	3.3V, 5V and $\pm$ 12V in Narrow 16-Pin SSOP Package
LTC1644	CompactPCI Bus Hot Swap Controller	3.3V, 5V and ±12V, 1V Precharge, Local PCI Logic
LTC1645	2-Channel Hot Swap Controller	Operates from 1.2V to 12V, Power Sequencing
LTC1646	CompactPCI Dual Hot Swap Controller	3.3V and/or 5V Supplies, 1V Precharge, Local PCI Reset Logic
LTC1647-1/LTC1647-2/LTC1647-3	Dual Hot Swap Controllers	Operates from 2.7V to 16.5V
LTC4211	Single Channel, Hot Swap Controller	2.5V to 16.5V Operation, Multilevel Current Control, MSOP Package
LTC4230	Triple Channel, Hot Swap Controller	1.7V to 16.5V Operation, Multilevel Current Control
LT4250L/LT4250H	-48V Hot Swap Controller in S0-8	Operates from –20V to –80V, Active Current Limiting
LTC4251	–48V Hot Swap Controller in S0T-23	-48V Hot Swap Controller, Active Current Limiting
LTC4252	–48V Hot Swap Controller in MSOP	Active Current Limiting With Drain Acceleration
LTC4253	-48V Hot Swap Controller and Sequencer	Active Current Limiting With Drain Acceleration and Three Sequenced Power Good Outputs
LTC4350	Hot Swappable Load Share Controller	Output Voltages from 1.5V to 12V

#### CompactPCI is a trademark of the PCI Industrial Computer Manufactures Group ThinSOT is a trademark of Linear Technology Corporation



© LINEAR TECHNOLOGY CORPORATION 2002