

16-/14-/12-Bit Dual Rail-to-Rail DACs with I²C Interface

FEATURES

Smallest Pin-Compatible Dual DACs:

LTC2607: 16 Bits LTC2617: 14 Bits LTC2627: 12 Bits

- Guaranteed Monotonic Over Temperature
- 27 Selectable Addresses
- 400kHz I²CTM Interface
- Wide 2.7V to 5.5V Supply Range
- Low Power Operation: 260µA per DAC at 3V
- Power Down to 1µA, Max
- High Rail-to-Rail Output Drive (±15mA, Min)
- Ultralow Crosstalk (30µV)
- Double-Buffered Data Latches
- Asynchronous DAC Update Pin
- LTC2607/LTC2617/LTC2627: Power-On Reset to Zero Scale
- LTC2607-1/LTC2617-1/LTC2627-1: Power-On Reset to Midscale
- Tiny (3mm × 4mm) 12-Lead DFN Package

APPLICATIONS

- Mobile Communications
- Process Control and Industrial Automation
- Instrumentation
- Automatic Test Equipment

DESCRIPTION

The LTC[®]2607/LTC2617/LTC2627 are dual 16-, 14- and 12-bit, 2.7V to 5.5V rail-to-rail voltage output DACs in a 12-lead DFN package. They have built-in high performance output buffers and are guaranteed monotonic.

These parts establish new board-density benchmarks for 16- and 14-bit DACs and advance performance standards for output drive and load regulation in single-supply, voltage-output DACs.


The parts use a 2-wire, I^2C compatible serial interface. The LTC2607/LTC2617/LTC2627 operate in both the standard mode (clock rate of 100kHz) and the fast mode (clock rate of 400kHz). An asynchronous DAC update pin (\overline{LDAC}) is also included.

The LTC2607/LTC2617/LTC2627 incorporate a power-on reset circuit. During power-up, the voltage outputs rise less than 10mV above zero scale; and after power-up, they stay at zero scale until a valid write and update take place. The power-on reset circuit resets the LTC2607-1/LTC2617-1/LTC2627-1 to midscale. The voltage outputs stay at midscale until a valid write and update takes place.


7, LTC and LT are registered trademarks of Linear Technology Corporation.

All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5396245 and 6891433. Patent Pending

BLOCK DIAGRAM



Differential Nonlinearity (LTC2607)



ABSOLUTE MAXIMUM RATINGS (Note 1)

Any Pin to GND	0.3V to 6V
Any Pin to V _{CC}	6V to 0.3V
Maximum Junction Temperature	125°C
Storage Temperature Range	-65°C to 125°C
Lead Temperature (Soldering, 10 sec).	300°C

Operating Temperature Range: LTC2607C/LTC2617C/LTC2627C

LTC2607C-1/LTC2617C-1/LTC2627C-1 $\dots 0^{\circ}\text{C}$ to 70°C

LTC2607I/LTC2617I/LTC2627I

LTC2607I-1/LTC2617I-1/LTC2627I-1.. -40°C to 85°C

PACKAGE/ORDER INFORMATION

TOP VIEW CA0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ORDER PART	ORDER PART	ORDER PART
	NUMBER	NUMBER	NUMBER
CA1 2 11 REFLO 10 GND	LTC2607CDE	LTC2617CDE	LTC2627CDE
	LTC2607IDE	LTC2617IDE	LTC2627IDE
SCL 4 9 REF SDA 5 8 V _{CC} CA2 6 7 V _{OUTB}	LTC2607CDE-1	LTC2617CDE-1	LTC2627CDE-1
	LTC2607IDE-1	LTC2617IDE-1	LTC2627IDE-1
DE12 PACKAGE	DE12 PART MARKING*	DE12 PART MARKING*	DE12 PART MARKING*
12-LEAD (4mm × 3mm) PLASTIC DFN $T_{JMAX} = 125^{\circ}C, \theta_{JA} = 43^{\circ}C/W$	2607	2617	2626
EXPOSED PAD (PIN 13) IS GND MUST BE SOLDERED TO PCB	26071	26171	26271

Order Options Tape and Reel: Add #TR

Lead Free: Add #PBF, Lead Free Tape and Reel: Add #TRPBF, Lead Free Part Marking: http://www.linear.com/leadfree/

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. REF = 4.096V ($V_{CC} = 5V$), REF = 2.048V ($V_{CC} = 2.7V$), REFLO = 0V, V_{OUT} unloaded, unless otherwise noted.

				I TC26	27/I TC	2627-1	I TC26	17/I TC	2617-1	I TC26	07/I TC	2607-1	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC Perfori	mance												
	Resolution		•	12			14			16			Bits
	Monotonicity	(Note 2)	•	12			14			16			Bits
DNL	Differential Nonlinearity	(Note 2)	•			±0.5			±1			±1	LSB
INL	Integral Nonlinearity	(Note 2)	•		±1.5	±4		±5	±16		±19	±64	LSB
	Load Regulation	V _{REF} = V _{CC} = 5V, Midscale I _{OUT} = 0mA to 15mA Sourcing I _{OUT} = 0mA to 15mA Sinking	•		0.02 0.03	0.125 0.125		0.1 0.1	0.5 0.5		0.35 0.42	2 2	LSB/mA LSB/mA
		V _{REF} = V _{CC} = 2.7V, Midscale I _{OUT} = 0mA to 7.5mA Sourcing I _{OUT} = 0mA to 7.5mA Sinking	•		0.04 0.05	0.25 0.25		0.2 0.2	1 1		0.7 0.8	4 4	LSB/mA LSB/mA
ZSE	Zero-Scale Error	Code = 0	•		1	9		1	9		1	9	mV
V _{OS}	Offset Error	(Note 6)	•		±1	±9		±1	±9		±1	±9	mV
	V _{OS} Temperature Coefficient				±7			±7			±7		μV/°C
GE	Gain Error		•		±0.15	±0.7		±0.15	±0.7		±0.15	±0.7	%FSR
	Gain Temperature Coefficient				±4			±4			±4		ppm/°C



^{*}The temperature grade is identified by a label on the shipping container.

ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. REF = 4.096V ($V_{CC} = 5V$), REF = 2.048V ($V_{CC} = 2.7V$), REFLO = 0V, V_{OUT} unloaded, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
PSR	Power Supply Rejection	V _{CC} ±10%			-80		dB
R _{OUT}	DC Output Impedance	$V_{REF} = V_{CC} = 5V$, Midscale; $-15\text{mA} \le I_{OUT} \le 15\text{mA}$ $V_{REF} = V_{CC} = 2.7V$, Midscale; $-7.5\text{mA} \le I_{OUT} \le 7.5\text{mA}$	•		0.032 0.035	0.15 0.15	Ω
	DC Crosstalk (Note 4)	Due to Full Scale Output Change (Note 5) Due to Load Current Change Due to Powering Down (per channel)			±4 ±3 ±30	0.10	μV μV/mA μV
I _{SC}	Short-Circuit Output Current	V _{CC} = 5.5V, V _{REF} = 5.5V Code: Zero Scale; Forcing Output to V _{CC} Code: Full Scale; Forcing Output to GND	•	15 15	36 37	60 60	mA mA
		V _{CC} = 2.7V, V _{REF} = 2.7V Code: Zero Scale; Forcing Output to V _{CC} Code: Full Scale; Forcing Output to GND	•	7.5 7.5	22 30	50 50	mA mA
Reference	Input						
	Input Voltage Range		•	0		V _{CC}	V
	Resistance	Normal Mode	•	44	64	80	kΩ
	Capacitance				30		pF
I _{REF}	Reference Current, Power Down Mode	DAC Powered Down	•		0.001	1	μА
Power Sup	pply						
$\overline{V_{CC}}$	Positive Supply Voltage	For Specified Performance	•	2.7		5.5	V
I _{CC}	Supply Current	V _{CC} = 5V (Note 3) V _{CC} = 3V (Note 3) DAC Powered Down (Note 3) V _{CC} = 5V DAC Powered Down (Note 3) V _{CC} = 3V	•		0.66 0.52 0.4 0.10	1.3 1 1 1	mA mA μA
Digital I/O	(Note 11)	, , ,					
$\frac{V_{IL}}{V_{IL}}$	Low Level Input Voltage (SDA and SCL)		•			0.3V _{CC}	V
V _{IH}	High Level Input Voltage (SDA and SCL)		•	0.7V _{CC}		00	V
$V_{IL(\overline{LDAC})}$	Low Level Input Voltage (LDAC)	V _{CC} = 4.5V to 5.5V V _{CC} = 2.7V to 5.5V	•	- 00		0.8 0.6	V
V _{IH(LDAC)}	High Level Input Voltage (LDAC)	V _{CC} = 2.7V to 5.5V V _{CC} = 2.7V to 3.6V	•	2.4 2.0			V V
V _{IL(CAn)}	Low Level Input Voltage on CA n ($n = 0, 1, 2$)	See Test Circuit 1	•			0.15V _{CC}	V
V _{IH(CAn)}	High Level Input Voltage on $CAn(n = 0, 1, 2)$	See Test Circuit 1	•	0.85V _{CC}			V
R _{INH}	Resistance from CAn $(n = 0, 1, 2)$ to V_{CC} to Set CAn = V_{CC}	See Test Circuit 2	•			10	kΩ
R _{INL}	Resistance from CAn $(n = 0, 1, 2)$ to GND to Set CAn = GND	See Test Circuit 2	•			10	kΩ
R _{INF}	Resistance from CAn $(n = 0, 1, 2)$ to V _{CC} or GND to Set CAn = Float	See Test Circuit 2	•	2			MΩ
V_{OL}	Low Level Output Voltage	Sink Current = 3mA	•	0		0.4	V
t _{OF}	Output Fall Time	$V_0 = V_{IH(MIN)}$ to $V_0 = V_{IL(MAX)}$, $C_B = 10$ pF to 400pF (Note 9)	•	20 + 0.1C _B		250	ns
t_{SP}	Pulse Width of Spikes Suppressed by Input Filter		•	0		50	ns
I _{IN}	Input Leakage	$0.1V_{CC} \le V_{IN} \le 0.9V_{CC}$	•			1	μA
C _{IN}	I/O Pin Capacitance	Note 12	•			10	pF
C_B	Capacitive Load for Each Bus Line		•			400	pF
C _{CAX}	External Capacitive Load on Address Pins CAn (n = 0, 1, 2)		•			10	pF



ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. REF = 4.096V ($V_{CC} = 5V$), REF = 2.048V ($V_{CC} = 2.7V$), REFLO = 0V, V_{OUT} unloaded, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LTC2627/LTC2627-1 MIN TYP MAX	LTC2617/LTC2617-1 MIN TYP MAX	LTC2607/LTC2607-1 Min typ max	UNITS
AC Perfor	mance					
t _S	Settling Time (Note 7)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	7	7 9	7 9 10	μs μs μs
	Settling Time for 1LSB Step (Note 8)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	2.7	2.7 4.8	2.7 4.8 5.2	μs μs μs
	Voltage Output Slew Rate		0.8	0.8	0.8	V/µs
	Capacitive Load Driving		1000	1000	1000	pF
	Glitch Impulse	At Midscale Transition	12	12	12	nV • s
	Multiplying Bandwidth		180	180	180	kHz
e _n	Output Voltage Noise Density	At f = 1kHz At f = 10kHz	120 100	120 100	120 100	nV/√Hz nV/√Hz
	Output Voltage Noise	0.1Hz to 10Hz	15	15	15	μV _{P-P}

TIMING CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (See Figure 1) (Notes 10, 11)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{CC} = 2.7V$	to 5.5V						
f_{SCL}	SCL Clock Frequency		•	0		400	kHz
t _{HD(STA)}	Hold Time (Repeated) Start Condition		•	0.6			μS
t_{LOW}	Low Period of the SCL Clock Pin		•	1.3			μS
t _{HIGH}	High Period of the SCL Clock Pin		•	0.6			μS
t _{SU(STA)}	Set-Up Time for a Repeated Start Condition		•	0.6			μS
t _{HD(DAT)}	Data Hold Time		•	0		0.9	μS
t _{SU(DAT)}	Data Set-Up Time		•	100			ns
t _r	Rise Time of Both SDA and SCL Signals	(Note 9)	•	20 + 0.1C _B		300	ns
t _f	Fall Time of Both SDA and SCL Signals	(Note 9)	•	20 + 0.1C _B		300	ns
t _{SU(STO)}	Set-Up Time for Stop Condition		•	0.6			μS
t _{BUF}	Bus Free Time Between a Stop and Start Condition		•	1.3			μS
t ₁	Falling Edge of 9th Clock of the 3rd Input Byte to LDAC High or Low Transition		•	400			ns
t ₂	LDAC Low Pulse Width		•	20			ns

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: Linearity and monotonicity are defined from code k_L to code 2^N-1 , where N is the resolution and k_L is given by $k_L=0.016(2^N/V_{REF})$, rounded to the nearest whole code. For $V_{REF}=4.096V$ and N=16, $k_L=256$ and linearity is defined from code 256 to code 65,535.

Note 3: SDA, SCL and \overline{LDAC} at OV or V_{CC} , CAO, CA1 and CA2 Floating.

Note 4: DC crosstalk is measured with $V_{CC} = 5V$ and $V_{REF} = 4.096V$, with the measured DAC at midscale, unless otherwise noted.

Note 5: $R_L = 2k\Omega$ to GND or V_{CC} .

Note 6: Inferred from measurement at code k_L (Note 2) and at full scale.

Note 7: $V_{CC} = 5V$, $V_{REF} = 4.096V$. DAC is stepped 1/4 scale to 3/4 scale and 3/4 scale to 1/4 scale. Load is 2k in parallel with 200pF to GND.

Note 8: $V_{CC} = 5V$, $V_{REF} = 4.096V$. DAC is stepped $\pm 1LSB$ between half scale and half scale - 1. Load is 2k in parallel with 200pF to GND.

Note 9: C_B = capacitance of one bus line in pF.

Note 10: All values refer to $V_{IH(MIN)}$ and $V_{IL(MAX)}$ levels.


Note 11: These specifications apply to LTC2607/LTC2607-1,


LTC2617/LTC2617-1, LTC2627/LTC2627-1.


Note 12: Guaranteed by design and not production tested.


LINEAR


LTC2607
















Settling to $\pm 1LSB$



 $V_{CC}=5V,\,V_{REF}=4.096V$ 1/4-SCALE TO 3/4-SCALE STEP $R_L=2k,\,C_L=200pF$ AVERAGE OF 2048 EVENTS


Settling of Full-Scale Step





SETTLING TO ±1LSB V_{CC} = 5V, V_{REF} = 4.096V CODE 512 TO 65535 STEP AVERAGE OF 2048 EVENTS




LTC2617









LTC2627







LTC2607/LTC2617/LTC2627

AV_{OUT} (V)

-0.04

-0.06

-0.08

-0.10

-40 -30 -20 -10


Current Limiting 0.10 CODE = MIDSCALE 0.08 $V_{REF} = V_{CC} = 5V$ 0.06 $V_{REF} = V_{CC} = 3V$ 0.04 0.02 -0.02


 $V_{REF} = V_{CC} = 3V$

 $V_{REF} = V_{CC} = 5V$

20 30


2607 G15





Zero-Scale Error vs Temperature


I_{OUT} (mA)




Gain Error vs Temperature

I_{OUT} (mA)


2607 G16




Offset Error vs V_{CC}



Gain Error vs V_{CC}




I_{CC} Shutdown vs V_{CC}






LTC2607/LTC2617/LTC2627


Large-Signal Response




Midscale Glitch Impulse




Power-On Reset to Zeroscale




Headroom at Rails vs Output Current




Power-On Reset to Midscale



Supply Current vs Logic Voltage




Supply Current vs Logic Voltage






LTC2607/LTC2617/LTC2627


Multiplying Bandwidth




Output Voltage Noise, 0.1Hz to 10Hz



Short-Circuit Output Current vs V_{OUT} (Sinking)



Short-Circuit Output Current vs V_{OUT} (Sourcing)





PIN FUNCTIONS

CAO (Pin 1): Chip Address Bit 0. Tie this pin to V_{CC} , GND or leave it floating to select an I^2C slave address for the part (Table 1).

CA1 (Pin 2): Chip Address Bit 1. Tie this pin to V_{CC} , GND or leave it floating to select an I^2C slave address for the part (Table 1).

LDAC (**Pin 3**): Asynchronous DAC Update. A falling edge of this input after four bytes have been written into the part immediately updates the DAC register with the contents of the input register. A low on this input without a complete 32-bit (four bytes including the slave address) data write transfer to the part wakes up sleeping DACs without updating the DAC output. Software power-down is disabled when LDAC is low. LDAC is disabled when tied high.

SCL (Pin 4): Serial Clock Input Pin. Data is shifted into the SDA pin at the rising edges of the clock. This high impedance pin requires a pull-up resistor or current source to V_{CC} .

SDA (Pin 5): Serial Data Bidirectional Pin. Data is shifted into the SDA pin and acknowledged by the SDA pin. This pin is high impedance while data is shifted in and an opendrain N-channel output during acknowledgment. Requires a pull-up resistor or current source to V_{CC}

CA2 (Pin 6): Chip Address Bit 2. Tie this pin to V_{CC} , GND or leave it floating to select an I^2C slave address for the part (Table 1).

 V_{OUTB} (Pin 7): DAC Analog Voltage Output. The output range is V_{REFLO} to V_{REF} .

V_{CC} (**Pin 8**): Supply Voltage Input. $2.7V \le V_{CC} \le 5.5V$.

REF (Pin 9): Reference Voltage Input. The input range is $V_{REFLO} \le V_{REF} \le V_{CC}$.


GND (Pin 10): Analog Ground.

REFLO (Pin 11): Reference Low. The voltage at this pin sets the zero scale (ZS) voltage of all DACs. The V_{REFLO} pin can be used at voltages up to 1V for V_{CC} = 5V, or 100mV for V_{CC} = 3V.

 V_{OUTA} (Pin 12): DAC Analog Voltage Output. The output range is V_{REFLO} to V_{REF} .


Exposed Pad (Pin 13): Ground. Must be soldered to PCB ground.

BLOCK DIAGRAM




TEST CIRCUITS


Test Circuit 1





Test Circuit 2



TIMING DIAGRAMS









Power-On Reset

The LTC2607/LTC2617/LTC2627 clear the outputs to zero scale when power is first applied, making system initialization consistent and repeatable. The LTC2607-1/LTC2617-1/LTC2627-1 set the voltage outputs to midscale when power is first applied.

For some applications, downstream circuits are active during DAC power-up, and may be sensitive to nonzero outputs from the DAC during this time. The LTC2607/LTC2617/LTC2627 contain circuitry to reduce the power-on glitch; furthermore, the glitch amplitude can be made arbitrarily small by reducing the ramp rate of the power supply. For example, if the power supply is ramped to 5V in 1ms, the analog outputs rise less than 10mV above ground (typ) during power-on. See Power-On Reset Glitch in the Typical Performance Characteristics section.

Power Supply Sequencing

The voltage at REF (Pin 9) should be kept within the range $-0.3V \leq V_{REF} \leq V_{CC} + 0.3V$ (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at V_{CC} (Pin 8) is in transition.

Transfer Function

The digital-to-analog transfer function is:

$$V_{OUT(IDEAL)} = \left(\frac{k}{2^{N}}\right) (V_{REF} - V_{REFLO}) + V_{REFLO}$$

where k is the decimal equivalent of the binary DAC input code, N is the resolution and V_{REF} is the voltage at REF (Pin 6).

Serial Digital Interface

The LTC2607/LTC2617/LTC2627 communicate with a host using the standard 2-wire I²C interface. The Timing Diagrams (Figures 1 and 2) show the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines.

The value of these pull-up resistors is dependent on the power supply and can be obtained from the I²C specifications. For an I²C bus operating in the fast mode, an active pull-up will be necessary if the bus capacitance is greater than 200pF.

The LTC2607/LTC2617/LTC2627 are receive-only (slave) devices. The master can write to the LTC2607/LTC2617/LTC2627. The LTC2607/LTC2617/LTC2627 do not respond to a read from the master.

The START (S) and STOP (P) Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a communication to a slave device by transmitting a START condition. A START condition is generated by transitioning SDA from high to low while SCL is high.

When the master has finished communicating with the slave, it issues a STOP condition. A STOP condition is generated by transitioning SDA from low to high while SCL is high. The bus is then free for communication with another I^2C device.

Acknowledge

The Acknowledge signal is used for handshaking between the master and the slave. An Acknowledge (active LOW) generated by the slave lets the master know that the latest byte of information was received. The Acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the Acknowledge clock pulse. The slave-receiver must pull down the SDA bus line during the Acknowledge clock pulse so that it remains a stable LOW during the HIGH period of this clock pulse. The LTC2607/LTC2617/LTC2627 respond to a write by a master in this manner. The LTC2607/LTC2617/LTC2627 do not acknowledge a read (retains SDA HIGH during the period of the Acknowledge clock pulse).

Chip Address

The state of CA0, CA1 and CA2 decides the slave address of the part. The pins CA0, CA1 and CA2 can be each set to any one of three states: V_{CC} , GND or float. This results in



Table 1. Slave Address Map

CA2 CA1 CA0 SA6 SA5 SA4 SA2 SA1 SA0 GND GND GND 0 0 1 0 <th>rable 1.</th> <th>Stave Aud</th> <th>iress map</th> <th>J</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	rable 1.	Stave Aud	iress map	J						
GND GND FLOAT 0 0 1 0 0 1 GND GND V _{CC} 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0	CA2	CA1	CA0	SA6	SA5	SA4	SA3	SA2	SA1	SAO
GND GND V _{CC} 0 0 1 0 0 1 0 GND FLOAT GND 0 0 1 0 0 1 1 GND FLOAT FLOAT 0 1 0 0 0 0 GND FLOAT V _{CC} 0 1 0 0 0 1 0 GND V _{CC} GND 0 1 0 0 0 1 0 GND V _{CC} GND 0 1 1 0 0 0 1 1 GND V _{CC} O 1 1 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0	GND	GND	GND	0	0	1	0	0	0	0
GND FLOAT GND O 0 1 O 0 1 1 GND FLOAT FLOAT O 1 O	GND	GND	FLOAT	0	0	1	0	0	0	1
GND FLOAT FLOAT 0 1 0 0 0 0 GND FLOAT V _{CC} 0 1 0 0 0 0 1 GND V _{CC} GND 0 1 0 0 0 1 0 GND V _{CC} FLOAT 0 1 0 0 0 1 1 GND V _{CC} 0 1 1 0 0 0 1 1 FLOAT GND GND 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 1 1 0	GND	GND	V _{CC}	0	0	1	0	0	1	0
GND FLOAT VCC 0 1 0 0 0 1 GND VCC GND 0 1 0 0 0 1 0 GND VCC FLOAT 0 1 0 0 0 1 1 GND VCC VCC 0 1 1 0 0 0 0 0 1 1 0	GND	FLOAT	GND	0	0	1	0	0	1	1
GND V _{CC} GND 0 1 0 0 1 0 GND V _{CC} FLOAT 0 1 0 0 0 1 1 GND V _{CC} V _{CC} 0 1 1 0 0 0 0 FLOAT GND GND 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 1 0 1 1 0 0 0 0 0	GND	FLOAT	FLOAT	0	1	0	0	0	0	0
GND V _{CC} FLOAT 0 1 0 0 0 1 1 GND V _{CC} V _{CC} 0 1 1 0 0 0 0 FLOAT GND GND 0 1 1 0 0 0 1 FLOAT GND FLOAT 0 1 1 0 0 1 0 FLOAT GND 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 </td <td>GND</td> <td>FLOAT</td> <td>V_{CC}</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td>	GND	FLOAT	V _{CC}	0	1	0	0	0	0	1
GND V _{CC} V _{CC} 0 1 1 0 0 0 FLOAT GND GND 0 1 1 0 0 0 1 FLOAT GND FLOAT 0 1 1 0 0 1 0 FLOAT GND V _{CC} 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	GND	V _{CC}	GND	0	1	0	0	0	1	0
FLOAT GND GND O 1 1 0 0 0 1 FLOAT GND FLOAT O 1 1 0 0 1 0 FLOAT GND V _{CC} O 1 1 0 0 1 1 FLOAT FLOAT GND 1 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	GND	V _{CC}	FLOAT	0	1	0	0	0	1	1
FLOAT GND FLOAT 0 1 1 0 0 1 0 FLOAT GND V _{CC} 0 1 1 0 0 1 1 FLOAT FLOAT GND 1 0 0 0 0 0 0 FLOAT FLOAT V _{CC} 1 0 0 0 0 1 0 FLOAT V _{CC} GND 1 0 0 0 0 1 0 FLOAT V _{CC} GND 1 0 0 0 0 1 1 FLOAT V _{CC} FLOAT 1 0 1 0	GND	V _{CC}	V _{CC}	0	1	1	0	0	0	0
FLOAT GND V _{CC} 0 1 1 0 0 1 1 FLOAT FLOAT GND 1 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 1 1 0	FLOAT	GND	GND	0	1	1	0	0	0	1
FLOAT FLOAT GND 1 0 0 0 0 0 FLOAT FLOAT FLOAT 1 0 0 0 0 0 1 FLOAT FLOAT VCC 1 0 0 0 0 1 0 FLOAT VCC GND 1 0 0 0 0 1 1 FLOAT VCC FLOAT 1 0 1 0 <	FLOAT	GND	FLOAT	0	1	1	0	0	1	0
FLOAT FLOAT 1 0 0 0 0 1 FLOAT FLOAT V _{CC} 1 0 0 0 0 1 0 FLOAT V _{CC} GND 1 0 0 0 0 1 1 FLOAT V _{CC} FLOAT 1 0 1 0 0 0 0 0 FLOAT V _{CC} 1 0 1 0 0 0 0 1 0 <	FLOAT	GND	V _{CC}	0	1	1	0	0	1	1
FLOAT FLOAT VCC 1 0 0 0 0 1 0 FLOAT VCC GND 1 0 0 0 0 1 1 FLOAT VCC FLOAT 1 0 1 0 0 0 0 0 FLOAT VCC VCC 1 0 1 0 0 0 1 0 VCC GND GND 1 0 1 0 <td>FLOAT</td> <td>FLOAT</td> <td>GND</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>	FLOAT	FLOAT	GND	1	0	0	0	0	0	0
FLOAT V _{CC} GND 1 0 0 0 0 1 1 FLOAT V _{CC} FLOAT 1 0 1 0 0 0 0 0 FLOAT V _{CC} V _{CC} 1 0 1 0 0 0 1 0 V _{CC} GND GND 1 0 1 0 0 0 1 1 V _{CC} GND V _{CC} 1 1 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0	FLOAT	FLOAT	FLOAT	1	0	0	0	0	0	1
FLOAT V _{CC} FLOAT 1 0 1 0 0 0 FLOAT V _{CC} V _{CC} 1 0 1 0 0 0 1 V _{CC} GND GND 1 0 1 0 0 0 1 0 V _{CC} GND FLOAT 1 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td>FLOAT</td> <td>FLOAT</td> <td>V_{CC}</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td>	FLOAT	FLOAT	V _{CC}	1	0	0	0	0	1	0
FLOAT V _{CC} FLOAT 1 0 1 0 0 0 0 FLOAT V _{CC} V _{CC} 1 0 1 0 0 0 1 V _{CC} GND GND 1 0 1 0 0 0 1 0 V _{CC} GND V _{CC} 1 1 0 0 0 0 0 0 V _{CC} FLOAT GND 1 1 0 0 0 0 1 0 V _{CC} FLOAT FLOAT 1 1 0 0 0 0 1 1 V _{CC} FLOAT V _{CC} 1 1 0	FLOAT	V _{CC}	GND	1	0	0	0	0	1	1
FLOAT V _{CC} V _{CC} 1 0 1 0 0 0 1 V _{CC} GND GND 1 0 1 0 0 1 0 V _{CC} GND FLOAT 1 0 1 0 0 0 0 0 V _{CC} FLOAT GND 1 1 0 0 0 0 1 V _{CC} FLOAT FLOAT 1 1 0 0 0 1 1 V _{CC} FLOAT V _{CC} 1 1 0 0 0 0 0 0 V _{CC} V _{CC} GND 1 1 1 0	FLOAT		FLOAT	1	0	1	0	0	0	0
V _{CC} GND GND 1 0 1 0 0 1 0 V _{CC} GND FLOAT 1 0 1 0 0 1 1 V _{CC} GND V _{CC} 1 1 0 0 0 0 0 V _{CC} FLOAT GND 1 1 0 0 0 1 0 V _{CC} FLOAT V _{CC} 1 1 0 0 0 1 1 V _{CC} V _{CC} GND 1 1 1 0 0 0 0 0 V _{CC} V _{CC} FLOAT 1 1 1 1 0 0 0 0 0 0 V _{CC} V _{CC} FLOAT 1 1 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 1 0	FLOAT		V _{CC}	1	0	1	0	0	0	1
VCC GND FLOAT 1 0 1 0 0 1 1 VCC GND VCC 1 1 0 0 0 0 0 VCC FLOAT GND 1 1 0 0 0 0 1 VCC FLOAT FLOAT 1 1 0 0 0 1 1 VCC VCC GND 1 1 1 0 0 0 0 0 VCC VCC FLOAT 1 1 1 1 0 0 0 1 VCC VCC VCC T 1 1 1 0 0 0 1	V _{CC}		GND	1	0	1	0	0	1	0
V _{CC} FLOAT GND 1 1 0 0 0 0 1 V _{CC} FLOAT FLOAT 1 1 0 0 0 1 0 V _{CC} FLOAT V _{CC} 1 1 0 0 0 1 1 V _{CC} V _{CC} GND 1 1 1 0 0 0 0 V _{CC} V _{CC} FLOAT 1 1 1 0 0 0 1 V _{CC} V _{CC} V _{CC} 1 1 1 0 0 1 0	V _{CC}	GND	FLOAT	1	0	1	0	0	1	1
V _{CC} FLOAT GND 1 1 0 0 0 0 1 V _{CC} FLOAT FLOAT 1 1 0 0 0 1 0 V _{CC} FLOAT V _{CC} 1 1 0 0 0 1 1 V _{CC} V _{CC} GND 1 1 1 0 0 0 0 V _{CC} V _{CC} FLOAT 1 1 1 0 0 0 1 V _{CC} V _{CC} V _{CC} 1 1 1 0 0 1 0	V _{CC}	GND	V _{CC}	1	1	0	0	0	0	0
VCC FLOAT FLOAT 1 1 0 0 0 1 0 VCC FLOAT VCC 1 1 0 0 0 1 1 VCC VCC GND 1 1 1 0 0 0 0 VCC VCC FLOAT 1 1 1 0 0 0 1 VCC VCC VCC 1 1 1 0 0 1 0		FLOAT	GND	1	1	0	0	0	0	1
VCC FLOAT VCC 1 1 0 0 0 1 1 VCC VCC GND 1 1 1 0 0 0 0 VCC VCC FLOAT 1 1 1 0 0 0 1 VCC VCC VCC 1 1 1 0 0 1 0		FLOAT	FLOAT	1	1	0	0	0	1	0
V _{CC} V _{CC} GND 1 1 1 0 0 0 0 V _{CC} V _{CC} FLOAT 1 1 1 0 0 0 1 V _{CC} V _{CC} V _{CC} 1 1 1 0 0 1 0		FLOAT	V _{CC}	1	1	0	0	0	1	1
V _{CC} V _{CC} FLOAT 1 1 1 0 0 0 1 V _{CC} V _{CC} V _{CC} 1 1 1 0 0 1 0		V _{CC}	GND	1	1	1	0	0	0	0
V _{CC} V _{CC} V _{CC} 1 1 1 0 0 1 0	V _{CC}		FLOAT	1	1	1	0	0	0	1
			V _{CC}	1	1	1	0	0	1	0
		BAL ADDR	RESS	1	1	1	0	0	1	1

27 selectable addresses for the part. The slave address assignments are shown in Table 1.

In addition to the address selected by the address pins, the parts also respond to a global address. This address allows a common write to all LTC2607, LTC2617 and LTC2627 parts to be accomplished with one 3-byte write transaction on the $\rm I^2C$ bus. The global address is a 7-bit on-chip hardwired address and is not selectable by CAO, CA1 and CA2.

The addresses corresponding to the states of CAO, CA1 and CA2 and the global address are shown in Table 1. The maximum capacitive load allowed on the address pins (CAO, CA1 and CA2) is 10pF, as these pins are driven during address detection to determine if they are floating.

Write Word Protocol

The master initiates communication with the LTC2607/LTC2617/LTC2627 with a START condition and a 7-bit slave address followed by the Write bit (W) = 0. The LTC2607/LTC2617/LTC2627 acknowledges by pulling the SDA pin low at the 9th clock if the 7-bit slave address matches the address of the parts (set by CAO, CA1 and CA2) or the global address. The master then transmits three bytes of data. The LTC2607/LTC2617/LTC2627 acknowledges each byte of data by pulling the SDA line low at the 9th clock of each data byte transmission. After receiving three complete bytes of data, the LTC2607/LTC2617/LTC2627 executes the command specified in the 24-bit input word.

If more than three data bytes are transmitted after a valid 7-bit slave address, the LTC2607/LTC2617/LTC2627 do not acknowledge the extra bytes of data (SDA is high during the 9th clock).

The format of the three data bytes is shown in Figure 3. The first byte of the input word consists of the 4-bit command word C3-C0, and 4-bit DAC address A3-A0. The next two bytes consist of the 16-bit data word. The 16-bit data word consists of the 16-, 14- or 12-bit input code, MSB to LSB, followed by 0, 2 or 4 don't care bits (LTC2607, LTC2617 and LTC2627 respectively). A typical LTC2607 write transaction is shown in Figure 4.

The command (C3-C0) and address (A3-A0) assignments are shown in Table 2. The first four commands in the table consist of write and update operations. A write operation loads a 16-bit data word from the 32-bit shift register into the input register of the selected DAC, n. An update operation copies the data word from the input register to the DAC register. Once copied into the DAC register, the data word becomes the active 16-, 14- or 12-bit input code, and is converted to an analog voltage at the DAC output. The update operation also powers up the selected DAC if it had been in power-down mode. The data path and registers are shown in the Block Diagram.






Figure 3

Table 2

CON	IMAN	D*		
C3	C2	C1	CO	
0	0	0	0	Write to Input Register
0	0	0	1	Update (Power Up) DAC Register
0	0	1	1	Write to and Update (Power Up)
0	1	0	0	Power Down
1	1	1	1	No Operation
ADD	RESS	3 *		
A3	A2	A1	A0	
0	0	0	0	DAC A
0	0	0	1	DAC B
1	1	1	1	All DACs

^{*} Command and address codes not shown are reserved and should not be used.

Power-Down Mode

For power-constrained applications, the power-down mode can be used to reduce the supply current whenever one or both of the DAC outputs are not needed. When in power-down, the buffer amplifiers, bias circuits and reference input are disabled and draw essentially zero current. The DAC outputs are put into a high impedance state, and the output pins are passively pulled to $V_{\mbox{\scriptsize REFLO}}$ through 90k resistors. Input-register and DAC-register contents are not disturbed during power-down.

Either or both DAC channels can be put into power-down mode by using command 0100_b in combination with the appropriate DAC address. The 16-bit data word is

ignored. The supply and reference currents are reduced by approximately 50% for each DAC powered down; the effective resistance at REF (Pin 9) rises accordingly, becoming a high-impedance input (typically > $1G\Omega$) when both DACs are powered down.

Normal operation can be resumed by executing any command which includes a DAC update, as shown in Table 2 or performing an asychronous update ($\overline{\text{LDAC}}$) as described in the next section. The selected DAC is powered up as its voltage output is updated. When a DAC in powered-down state is powered up and updated, normal settling is delayed. If one of the two DACs is in a powered-down state prior to the update command, the power up delay is $5\mu \text{s}$. If on the other hand, both DACs are powered down, the main bias generation circuit has been automatically shut down in addition to the DAC amplifiers and reference input and so the power up delay time is

12μs (for
$$V_{CC} = 5V$$
) or 30μs (for $V_{CC} = 3V$)

Asynchronous DAC Update Using LDAC

In addition to the update commands shown in Table 2, the LDAC pin asynchronously updates the DAC registers with the contents of the input registers. Asynchronous update is disabled when the input word is being clocked into the part.



If a complete input word has been written to the part, a low on the LDAC pin causes the DAC registers to be updated with the contents of the input registers.

If the input word is being written to the part, a low going pulse on the LDAC pin before the completion of three bytes of data powers up the DACs but does not cause the outputs to be updated. If LDAC remains low after a complete input word has been written to the part, then LDAC is recognized, the command specified in the 24-bit word just transferred is executed and the DAC outputs updated.

The DACs are powered up when $\overline{\text{LDAC}}$ is taken low, independent of any activity on the I²C bus.

If LDAC is low at the falling edge of the 9th clock of the 3rd byte of data, it inhibits any software power-down command that was specified in the input word. LDAC is disabled when tied high.

Voltage Output

Both of the two rail-to-rail amplifiers have guaranteed load regulation when sourcing or sinking up to 15mA at 5V (7.5mA at 3V).

Load regulation is a measure of the amplifiers' ability to maintain the rated voltage accuracy over a wide range of load conditions. The measured change in output voltage per milliampere of forced load current change is expressed in LSB/mA.

DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ohms. The amplifiers' DC output impedance is 0.035Ω when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the 30Ω typical channel resistance of the output devices; e.g., when sinking 1mA, the minimum output voltage = $30\Omega \cdot 1mA = 30mV$. See the graph Headroom at Rails vs Output Current in the Typical Performance Characteristics section.

The amplifiers are stable driving capacitive loads of up to 1000pF.

Board Layout

The excellent load regulation performance is achieved in part by separating the signal and power grounds as REFLO and GND pins, respectively.

The PC Board should have separate areas for the analog and digital sections of the circuit. This keeps the digital signals away from the sensitive analog signals and facilitates the use of separate digital and analog ground planes that have minimal interaction with each other.

Digital and analog ground planes should be joined at only one point, establishing a system star ground. Ideally, the analog ground plane should be located on the component side of the board, and should be allowed to run under the part to shield it from noise. Analog ground should be a continuous and uninterrupted plane, except for necessary lead pads and vias, with signal traces on another layer.

The GND pin functions as a return path for power supply currents in the device and should be connected to analog ground. Resistance from the GND pin to the analog power supply return should be as low as possible. Resistance here will add directly to the channel resistance of the output device when sinking load current. When a zero scale DAC output voltage of zero is required, the REFLO pin should be connected to system star ground. Any shared trace resistance between REFLO and GND pins is undesirable since it adds to the effective DC output impedance (typically 0.035Ω) of the part.

Rail-to-Rail Output Considerations

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.

Since the analog output of the device cannot go below ground, it may limit for the lowest codes as shown in Figure 5b. Similarly, limiting can occur near full scale when the REF pin is tied to V_{CC} . If $V_{REF} = V_{CC}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at V_{CC} as shown in Figure 5c. No full-scale limiting will occur if V_{REF} is less than V_{CC} – FSE.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.

LINEAR TECHNOLOGY




Figure 4. Typical LTC2607 Input Waveform—Programming DAC Output for Full Scale





Figure 5. Effects of Rail-to-Rail Operation on a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Codes Near Full Scale

LINEAR


PACKAGE DESCRIPTION

DE/UE Package 12-Lead Plastic DFN (4mm × 3mm)

(Reference LTC DWG # 05-08-1695)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS




- NOTE:
- 1. DRAWING PROPOSED TO BE A VARIATION OF VERSION (WGED) IN JEDEC PACKAGE OUTLINE MO-229
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



TYPICAL APPLICATION

Demo Circuit Schematic. Onboard 20-Bit ADC Measures Key Performance Parameters



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1458/LTC1458L	Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality	LTC1458: V_{CC} = 4.5V to 5.5V, V_{OUT} = 0V to 4.096V LTC1458L: V_{CC} = 2.7V to 5.5V, V_{OUT} = 0V to 2.5V
LTC1654	Dual 14-Bit Rail-to-Rail V _{OUT} DAC	Programmable Speed/Power, 3.5μs/750μA, 8μs/450μA
LTC1655/LTC1655L	Single 16-Bit V _{OUT} DACs with Serial Interface in SO-8	V _{CC} = 5V(3V), Low Power, Deglitched
LTC1657/LTC1657L	Parallel 5V/3V 16-Bit V _{OUT} DACs	Low Power, Deglitched, Rail-to-Rail V _{OUT}
LTC1660/LTC1665	Octal 10/8-Bit V _{OUT} DACs in 16-Pin Narrow SSOP	V _{CC} = 2.7V to 5.5V, Micropower, Rail-to-Rail Output
LTC1664	Quad 10-Bit V _{OUT} DAC in 16-Pin Narrow SSOP	V _{CC} = 2.7V to 5.5V, Micropower, Rail-to-Rail Output
LTC1821	Parallel 16-Bit Voltage Output DAC	Precision 16-Bit Settling in 2µs for 10V Step
LTC2600/LTC2610/ LTC2620	Octal 16-/14-/12-Bit V _{OUT} DACs in 16-Lead SSOP	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2601/LTC2611/ LTC2621	Single 16-/14-/12-Bit V _{OUT} DACs in 10-Lead DFN	300µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2602/LTC2612/ LTC2622	Dual 16-/14-/12-Bit V _{OUT} DACs in 8-Lead MSOP	300µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2604/LTC2614/ LTC2624	Quad 16-/14-/12-Bit V _{OUT} DACs in 16-Lead SSOP	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2605/LTC2615/ LTC2625	Octal 16-/14-/12-Bit V _{OUT} DACs with I ² C Interface	250µA per DAC, 2.7V to 5.5V Supply Range, Rail-to-Rail Output, I ² C Interface
LTC2606/LTC2616/ LTC2626	16-/14-/12-Bit V _{OUT} DACs with I ² C Interface	270µA per DAC, 2.7V to 5.5V Supply Range, Rail-to-Rail Output, I ² C Interface
LTC2609/LTC2619/ LTC2629	Quad 16-/14-/12-Bit V _{OUT} DACs with I ² C Interface	250µA Range per DAC, 2.7V to 5.5V Supply Range, Rail-to-Rail Output with Separate V _{REF} Pins for Each DAC