

165MHz, Rail-to-Rail Input and Output, 0.95nV/ $\sqrt{\text{Hz}}$ Low Noise, Op Amp Family

FEATURES

- Low Noise Voltage: 0.95nV/ $\sqrt{\text{Hz}}$ (100kHz)
- Gain Bandwidth Product:

LT6200/LT6201	165MHz	$A_V = 1$
LT6200-5	800MHz	$A_V \geq 5$
LT6200-10	1.6GHz	$A_V \geq 10$
- Low Distortion: -80dB at 1MHz, $R_L = 100\Omega$
- Dual LT6201 in Tiny DFN Package
- Input Common Mode Range Includes Both Rails
- Output Swings Rail-to-Rail
- Low Offset Voltage: 1mV Max
- Wide Supply Range: 2.5V to 12.6V
- Output Current: 60mA Min
- SO-8 and Low Profile (1mm) ThinSOT™ Packages
- Operating Temperature Range -40°C to 85°C
- Power Shutdown, Thermal Shutdown

APPLICATIONS

- Transimpedance Amplifiers
- Low Noise Signal Processing
- Active Filters
- Rail-to-Rail Buffer Amplifiers
- Driving A/D Converters

DESCRIPTION

The LT®6200/LT6201 are single and dual ultralow noise, rail-to-rail input and output unity gain stable op amps that feature 0.95nV/ $\sqrt{\text{Hz}}$ noise voltage. These amplifiers combine very low noise with a 165MHz gain bandwidth, 50V/ μs slew rate and are optimized for low voltage signal conditioning systems. A shutdown pin reduces supply current during standby conditions and thermal shutdown protects the part from overload conditions.



The LT6200-5/LT6200-10 are single amplifiers optimized for higher gain applications resulting in higher gain bandwidth and slew rate. The LT6200 family maintains its performance for supplies from 2.5V to 12.6V and are specified at 3V, 5V and $\pm 5\text{V}$.

For compact layouts the LT6200/LT6200-5/LT6200-10 are available in the 6-lead ThinSOT™ and the 8-pin SO package. The dual LT6201 is available in an 8-pin SO package with standard pinouts as well as a tiny, dual fine pitch leadless package (DFN). These amplifiers can be used as plug-in replacements for many high speed op amps to improve input/output range and noise performance.

L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

Single Supply, 1.5nV/ $\sqrt{\text{Hz}}$, Photodiode Amplifier



LT6200/LT6200-5 LT6200-10/LT6201

ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V^+ to V^-)	12.6V	Specified Temperature Range (Note 5)	-40°C to 85°C
Total Supply Voltage (V^+ to V^-) (LT6201DD)	7V	Junction Temperature	150°C
Input Current (Note 2).....	$\pm 40\text{mA}$	Junction Temperature (DD Package).....	125°C
Output Short-Circuit Duration (Note 3)	Indefinite	Storage Temperature Range.....	-65°C to 150°C
Pin Current While Exceeding Supplies (Note 12)	$\pm 30\text{mA}$	Storage Temperature Range (DD Package).....	-65°C to 125°C
Operating Temperature Range (Note 4)....	-40°C to 85°C	Lead Temperature (Soldering, 10 sec)	300°C

PIN CONFIGURATION

<p>TOP VIEW</p> <p>OUT 1 [1] 6 V^+ V⁻ 2 [2] 5 SHDN +IN 3 [3] 4 -IN</p> <p>S6 PACKAGE 6-LEAD PLASTIC TSOT-23</p> <p>$T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 160^\circ\text{C/W}$ (Note 10)</p>	<p>TOP VIEW</p> <p>SHDN 1 [1] 8 NC -IN 2 [2] 7 V^+ +IN 3 [3] 6 OUT V⁻ 4 [4] 5 NC</p> <p>S8 PACKAGE 8-LEAD PLASTIC SO</p> <p>$T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 100^\circ\text{C/W}$</p>
<p>TOP VIEW</p> <p>OUT A 1 [1] 8 V^+ -IN A 2 [2] 7 OUT B +IN A 3 [3] 6 -IN B V⁻ 4 [4] 5 +IN B</p> <p>DD PACKAGE 8-LEAD (3mm x 3mm) PLASTIC DFN</p> <p>$T_{JMAX} = 125^\circ\text{C}$, $\theta_{JA} = 160^\circ\text{C/W}$ (NOTE 3) UNDERSIDE METAL CONNECTED TO V^-</p>	<p>TOP VIEW</p> <p>OUT A 1 [1] 8 V^+ -IN A 2 [2] 7 OUT B +IN A 3 [3] 6 -IN B V⁻ 4 [4] 5 +IN B</p> <p>S8 PACKAGE 8-LEAD PLASTIC SO</p> <p>$T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 100^\circ\text{C/W}$</p>

ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT6200CS6#PBF	LT6200CS6#TRPBF	LTJZ	6-Lead Plastic TSOT-23	0°C to 70°C
LT6200IS6#PBF	LT6200IS6#TRPBF	LTJZ	6-Lead Plastic TSOT-23	-40°C to 85°C
LT6200CS6-5#PBF	LT6200CS6-5#TRPBF	LTACB	6-Lead Plastic TSOT-23	0°C to 70°C
LT6200IS6-5#PBF	LT6200IS6-5#TRPBF	LTACB	6-Lead Plastic TSOT-23	-40°C to 85°C
LT6200CS6-10#PBF	LT6200CS6-10#TRPBF	LTACC	6-Lead Plastic TSOT-23	0°C to 70°C
LT6200IS6-10#PBF	LT6200IS6-10#TRPBF	LTACC	6-Lead Plastic TSOT-23	-40°C to 85°C
LT6200CS8#PBF	LT6200CS8#TRPBF	6200	8-Lead Plastic SO	0°C to 70°C
LT6200IS8#PBF	LT6200IS8#TRPBF	6200I	8-Lead Plastic SO	-40°C to 85°C
LT6200CS8-5#PBF	LT6200CS8-5#TRPBF	62005	8-Lead Plastic SO	0°C to 70°C
LT6200IS8-5#PBF	LT6200IS8-5#TRPBF	6200I5	8-Lead Plastic SO	-40°C to 85°C

62001fd

ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT6200CS8-10#PBF	LT6200CS8-10#TRPBF	620010	8-Lead Plastic SO	0°C to 70°C
LT6200IS8-10#PBF	LT6200IS8-10#TRPBF	200I10	8-Lead Plastic SO	-40°C to 85°C
LT6201CDD#PBF	LT6201CDD #TRPBF	LADG	8-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LT6201CS8#PBF	LT6201CS8 #TRPBF	6201	8-Lead Plastic SO	0°C to 70°C
LT6201IS8 #PBF	LT6201IS8 #TRPBF	6201I	8-Lead Plastic SO	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = 5\text{V}, 0\text{V}$; $V_S = 3\text{V}, 0\text{V}$; $V_{CM} = V_{OUT} = \text{half supply}$, $V_{SHDN} = \text{OPEN}$,

unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_S = 5\text{V}$, $V_{CM} = \text{Half Supply}$		0.1	1	mV
		$V_S = 3\text{V}$, $V_{CM} = \text{Half Supply}$		0.9	2.5	mV
		$V_S = 5\text{V}$, $V_{CM} = V^+ \text{ to } V^-$		0.6	2	mV
		$V_S = 3\text{V}$, $V_{CM} = V^+ \text{ to } V^-$		1.8	4	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM} = \text{Half Supply}$		0.2	1.1	mV
		$V_{CM} = V^- \text{ to } V^+$		0.5	2.2	mV
I_B	Input Bias Current	$V_{CM} = \text{Half Supply}$	-40	-10		μA
		$V_{CM} = V^+$		8	18	μA
		$V_{CM} = V^-$	-50	-23		μA
ΔI_B	I_B Shift	$V_{CM} = V^- \text{ to } V^+$		31	68	μA
	I_B Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^- \text{ to } V^+$		0.3	5	μA
I_{OS}	Input Offset Current	$V_{CM} = \text{Half Supply}$		0.1	4	μA
		$V_{CM} = V^+$		0.02	4	μA
		$V_{CM} = V^-$		0.4	5	μA
	Input Noise Voltage	0.1Hz to 10Hz		600		nV _{P-P}
e_n	Input Noise Voltage Density	$f = 100\text{kHz}$, $V_S = 5\text{V}$		1.1		nV/ $\sqrt{\text{Hz}}$
		$f = 10\text{kHz}$, $V_S = 5\text{V}$		1.5	2.4	nV/ $\sqrt{\text{Hz}}$
i_n	Input Noise Current Density, Balanced Source Unbalanced Source	$f = 10\text{kHz}$, $V_S = 5\text{V}$		2.2		pA/ $\sqrt{\text{Hz}}$
		$f = 10\text{kHz}$, $V_S = 5\text{V}$		3.5		pA/ $\sqrt{\text{Hz}}$
	Input Resistance	Common Mode Differential Mode		0.57		M Ω
				2.1		k Ω
C_{IN}	Input Capacitance	Common Mode Differential Mode		3.1		pF
				4.2		pF
A_{VOL}	Large-Signal Gain	$V_S = 5\text{V}$, $V_0 = 0.5\text{V}$ to 4.5V , $R_L = 1\text{k}$ to $V_S/2$	70	120		V/mV
		$V_S = 5\text{V}$, $V_0 = 1\text{V}$ to 4V , $R_L = 100\Omega$ to $V_S/2$	11	18		V/mV
		$V_S = 3\text{V}$, $V_0 = 0.5\text{V}$ to 2.5V , $R_L = 1\text{k}$ to $V_S/2$	17	70		V/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5\text{V}$, $V_{CM} = V^- \text{ to } V^+$	65	90		dB
		$V_S = 5\text{V}$, $V_{CM} = 1.5\text{V}$ to 3.5V	85	112		dB
		$V_S = 3\text{V}$, $V_{CM} = V^- \text{ to } V^+$	60	85		dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_S = 5\text{V}$, $V_{CM} = 1.5\text{V}$ to 3.5V	80	105		dB
PSRR	Power Supply Rejection Ratio	$V_S = 2.5\text{V}$ to 10V , LT6201DD $V_S = 2.5\text{V}$ to 7V	60	68		dB
	PSRR Match (Channel-to-Channel) (Note 11)	$V_S = 2.5\text{V}$ to 10V , LT6201DD $V_S = 2.5\text{V}$ to 7V	65	100		dB

62001fd

LT6200/LT6200-5

LT6200-10/LT6201

ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = 5\text{V}, 0\text{V}$; $V_S = 3\text{V}, 0\text{V}$; $V_{CM} = V_{OUT} = \text{half supply}$, $V_{SHDN} = \text{OPEN}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Minimum Supply Voltage (Note 6)		2.5			V
V_{OL}	Output Voltage Swing LOW (Note 7)	No Load $I_{SINK} = 5\text{mA}$ $V_S = 5\text{V}$, $I_{SINK} = 20\text{mA}$ $V_S = 3\text{V}$, $I_{SINK} = 20\text{mA}$	9 50 150 160	50 100 290 300	50 100 290 300	mV mV mV mV
V_{OH}	Output Voltage Swing HIGH (Note 7)	No Load $I_{SOURCE} = 5\text{mA}$ $V_S = 5\text{V}$, $I_{SOURCE} = 20\text{mA}$ $V_S = 3\text{V}$, $I_{SOURCE} = 20\text{mA}$	55 95 220 240	110 190 400 450	110 190 400 450	mV mV mV mV
I_{SC}	Short-Circuit Current	$V_S = 5\text{V}$ $V_S = 3\text{V}$	± 60 ± 50	± 90 ± 80		mA mA
I_S	Supply Current per Amplifier	$V_S = 5\text{V}$ $V_S = 3\text{V}$		16.5 15	20 18	mA mA
	Disabled Supply Current per Amplifier	$V_{SHDN} = 0.3\text{V}$		1.3	1.8	mA
I_{SHDN}	$\bar{S}\text{HDN}$ Pin Current	$V_{SHDN} = 0.3\text{V}$		200	280	μA
V_L	V_{SHDN} Pin Input Voltage LOW				0.3	V
V_H	V_{SHDN} Pin Input Voltage HIGH				$V^+ - 0.5$	V
	Shutdown Output Leakage Current	$V_{SHDN} = 0.3\text{V}$		0.1	75	μA
t_{ON}	Turn-On Time	$V_{SHDN} = 0.3\text{V}$ to 4.5V , $R_L = 100\Omega$, $V_S = 5\text{V}$		130		ns
t_{OFF}	Turn-Off Time	$V_{SHDN} = 4.5\text{V}$ to 0.3V , $R_L = 100\Omega$, $V_S = 5\text{V}$		180		ns
GBW	Gain Bandwidth Product	Frequency = 1MHz , $V_S = 5\text{V}$		145		MHz
		LT6200-5		750		MHz
		LT6200-10		1450		MHz
SR	Slew Rate	$V_S = 5\text{V}$, $A_V = -1$, $R_L = 1\text{k}$, $V_0 = 4\text{V}$	31	44		$\text{V}/\mu\text{s}$
		$V_S = 5\text{V}$, $A_V = -10$, $R_L = 1\text{k}$, $V_0 = 4\text{V}$ LT6200-5 LT6200-10		210 340		$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
FPBW	Full Power Bandwidth (Note 9)	$V_S = 5\text{V}$, $V_{OUT} = 3\text{V}_{\text{P-P}}$ (LT6200)	3.28	4.66		MHz
t_s	Settling Time (LT6200, LT6201)	0.1%, $V_S = 5\text{V}$, $V_{STEP} = 2\text{V}$, $A_V = -1$, $R_L = 1\text{k}$		165		ns

The ● denotes the specifications which apply over $0^\circ\text{C} < T_A < 70^\circ\text{C}$ temperature range. $V_S = 5\text{V}, 0\text{V}$; $V_S = 3\text{V}, 0\text{V}$; $V_{CM} = V_{OUT} = \text{half supply}$, $V_{SHDN} = \text{OPEN}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_S = 5\text{V}$, $V_{CM} = \text{Half Supply}$	●	0.2	1.2	mV
		$V_S = 3\text{V}$, $V_{CM} = \text{Half Supply}$	●	1	2.7	mV
		$V_S = 5\text{V}$, $V_{CM} = V^+$ to V^-	●	0.3	3	mV
		$V_S = 3\text{V}$, $V_{CM} = V^+$ to V^-	●	1.5	4	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM} = \text{Half Supply}$	●	0.2	1.8	mV
		$V_{CM} = V^-$ to V^+	●	0.4	2.8	mV
$V_{OS\ TC}$	Input Offset Voltage Drift (Note 8)	$V_{CM} = \text{Half Supply}$	●	2.5	8	$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current	$V_{CM} = \text{Half Supply}$	●	-40	-10	μA
		$V_{CM} = V^+$	●	8	18	μA
		$V_{CM} = V^-$	●	-50	-23	μA
	I_B Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^-$ to V^+	●	0.5	6	μA
		$V_{CM} = V^+$ to V^-	●	31	68	μA
ΔI_B	I_B Shift	$V_{CM} = V^-$ to V^+	●			μA
		$V_{CM} = V^+$ to V^-	●			μA
		$V_{CM} = \text{Half Supply}$	●	0.1	4	μA
I_{OS}	Input Offset Current	$V_{CM} = V^+$	●	0.02	4	μA
		$V_{CM} = V^-$	●	0.4	5	μA
		$V_{CM} = \text{Half Supply}$	●			μA

62001fd

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over $0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$
temperature range. $V_S = 5\text{V}, 0\text{V}; V_S = 3\text{V}, 0\text{V}; V_{CM} = V_{OUT} = \text{half supply}, V_{SHDN} = \text{OPEN}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
A_{VOL}	Large-Signal Gain	$V_S = 5\text{V}, V_0 = 0.5\text{V} \text{ to } 4.5\text{V}, R_L = 1\text{k} \text{ to } V_S/2$ $V_S = 5\text{V}, V_0 = 1.5\text{V} \text{ to } 3.5\text{V}, R_L = 100\Omega \text{ to } V_S/2$ $V_S = 3\text{V}, V_0 = 0.5\text{V} \text{ to } 2.5\text{V}, R_L = 1\text{k} \text{ to } V_S/2$	● 46 ● 7.5 ● 13	80 13 22		mV/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5\text{V}, V_{CM} = V^- \text{ to } V^+$ $V_S = 5\text{V}, V_{CM} = 1.5\text{V} \text{ to } 3.5\text{V}$ $V_S = 3\text{V}, V_{CM} = V^- \text{ to } V^+$	● 64 ● 80 ● 60	88 105 83		dB/dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_S = 5\text{V}, V_{CM} = 1.5\text{V} \text{ to } 3.5\text{V}$	● 80	105		dB
PSRR	Power Supply Rejection Ratio	$V_S = 3\text{V} \text{ to } 10\text{V}, \text{LT6201DD } V_S = 3\text{V} \text{ to } 7\text{V}$	● 60	65		dB
	PSRR Match (Channel-to-Channel) (Note 11)	$V_S = 3\text{V} \text{ to } 10\text{V}, \text{LT6201DD } V_S = 3\text{V} \text{ to } 7\text{V}$	● 60	100		dB
	Minimum Supply Voltage (Note 6)		● 3			V
V_{OL}	Output Voltage Swing LOW (Note 7)	No Load $I_{SINK} = 5\text{mA}$ $V_S = 5\text{V}, I_{SINK} = 20\text{mA}$ $V_S = 3\text{V}, I_{SINK} = 20\text{mA}$	● 12 ● 55 ● 170 ● 170	60 110 310 310		mV/mV
V_{OH}	Output Voltage Swing HIGH (Note 7)	No Load $I_{SOURCE} = 5\text{mA}$ $V_S = 5\text{V}, I_{SOURCE} = 20\text{mA}$ $V_S = 3\text{V}, I_{SOURCE} = 20\text{mA}$	● 65 ● 115 ● 260 ● 270	120 210 440 490		mV/mV
I_{SC}	Short-Circuit Current	$V_S = 5\text{V}$ $V_S = 3\text{V}$	● ± 60 ● ± 45	± 90 ± 75		mA/mA
I_S	Supply Current per Amplifier	$V_S = 5\text{V}$ $V_S = 3\text{V}$	● 20 ● 19	23 22		mA/mA
	Disabled Supply Current per Amplifier	$V_{SHDN} = 0.3\text{V}$	● 1.35	1.8		mA
I_{SHDN}	SHDN Pin Current	$V_{SHDN} = 0.3\text{V}$	● 215	295		μA
V_L	V_{SHDN} Pin Input Voltage LOW		● 0.3			V
V_H	V_{SHDN} Pin Input Voltage HIGH		● $V^+ - 0.5$			V
	Shutdown Output Leakage Current	$V_{SHDN} = 0.3\text{V}$	● 0.1	75		μA
t_{ON}	Turn-On Time	$V_{SHDN} = 0.3\text{V} \text{ to } 4.5\text{V}, R_L = 100\Omega, V_S = 5\text{V}$	● 130			ns
t_{OFF}	Turn-Off Time	$V_{SHDN} = 4.5\text{V} \text{ to } 0.3\text{V}, R_L = 100\Omega, V_S = 5\text{V}$	● 180			ns
SR	Slew Rate	$V_S = 5\text{V}, A_V = -1, R_L = 1\text{k}, V_0 = 4\text{V}$ $A_V = -10, R_L = 1\text{k}, V_0 = 4\text{V}$ LT6200-5 LT6200-10	● 29 ● 190 ● 310	42		V/μs
FPBW	Full Power Bandwidth (Note 9)	$V_S = 5\text{V}, V_{OUT} = 3\text{V}_{P-P}$ (LT6200)	● 3.07	4.45		MHz

The ● denotes the specifications which apply over $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ temperature range. Excludes the LT6201 in the DD package (Note 3).
 $V_S = 5\text{V}, 0\text{V}; V_S = 3\text{V}, 0\text{V}; V_{CM} = V_{OUT} = \text{half supply}, V_{SHDN} = \text{OPEN}$, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_S = 5\text{V}, V_{CM} = \text{Half Supply}$ $V_S = 3\text{V}, V_{CM} = \text{Half Supply}$	● 0.2 ● 1	1.5 2.8		mV/mV
		$V_S = 5\text{V}, V_{CM} = V^+ \text{ to } V^-$ $V_S = 3\text{V}, V_{CM} = V^+ \text{ to } V^-$	● 0.3 ● 1.5	3.5 4.3		mV/mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^- \text{ to } V^+$	● 0.2 ● 0.4	2 3		mV/mV
$V_{OS\ TC}$	Input Offset Voltage Drift (Note 8)	$V_{CM} = \text{Half Supply}$	● 2.5	8	18	μV/°C
I_B	Input Bias Current	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	● -40 ● 8 ● -50	-10 18 -23		μA/μA/μA

LT6200/LT6200-5 LT6200-10/LT6201

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ temperature range. Excludes the LT6201 in the DD package (Note 3). $V_S = 5\text{V}, 0\text{V}; V_S = 3\text{V}, 0\text{V}; V_{CM} = V_{OUT} = \text{half supply}, V_{SHDN} = \text{OPEN}$, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ΔI_B	I_B Shift	$V_{CM} = V^- \text{ to } V^+$	●	31	68	μA
	I_B Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^- \text{ to } V^+$	●	1	9	μA
I_{OS}	Input Offset Current	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	● ● ●	0.1 0.02 0.4	4 4 5	μA
A_{VOL}	Large-Signal Gain	$V_S = 5\text{V}, V_0 = 0.5\text{V} \text{ to } 4.5\text{V}, R_L = 1\text{k} \text{ to } V_S/2$ $V_S = 5\text{V}, V_0 = 1.5\text{V} \text{ to } 3.5\text{V}, R_L = 100\Omega \text{ to } V_S/2$ $V_S = 3\text{V}, V_0 = 0.5\text{V} \text{ to } 2.5\text{V}, R_L = 1\text{k} \text{ to } V_S/2$	● ● ●	40 7.5 11	70 13 20	V/mV V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5\text{V}, V_{CM} = V^- \text{ to } V^+$ $V_S = 5\text{V}, V_{CM} = 1.5\text{V} \text{ to } 3.5\text{V}$ $V_S = 3\text{V}, V_{CM} = V^- \text{ to } V^+$	● ● ●	60 80 60	80 100 80	dB dB dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_S = 5\text{V}, V_{CM} = 1.5\text{V} \text{ to } 3.5\text{V}$	●	75	105	dB
PSRR	Power Supply Rejection Ratio	$V_S = 3\text{V} \text{ to } 10\text{V}$	●	60	68	dB
	PSRR Match (Channel-to-Channel) (Note 11)	$V_S = 3\text{V} \text{ to } 10\text{V}$	●	60	100	dB
	Minimum Supply Voltage (Note 6)		●	3		V
V_{OL}	Output Voltage Swing LOW (Note 7)	No Load $I_{SINK} = 5\text{mA}$ $V_S = 5\text{V}, I_{SINK} = 20\text{mA}$ $V_S = 3\text{V}, I_{SINK} = 20\text{mA}$	● ● ● ●	18 60 170 175	70 120 310 315	mV mV mV mV
V_{OH}	Output Voltage Swing HIGH (Note 7)	No Load $I_{SOURCE} = 5\text{mA}$ $V_S = 5\text{V}, I_{SOURCE} = 20\text{mA}$ $V_S = 3\text{V}, I_{SOURCE} = 20\text{mA}$	● ● ● ●	65 115 270 280	120 210 450 500	mV mV mV mV
I_{SC}	Short-Circuit Current	$V_S = 5\text{V}$ $V_S = 3\text{V}$	● ●	± 50 ± 30	± 80 ± 60	mA mA
I_S	Supply Current per Amplifier	$V_S = 5\text{V}$ $V_S = 3\text{V}$	●	22	25.3	mA
	Disabled Supply Current per Amplifier	$V_{SHDN} = 0.3\text{V}$	●	20	23	mA
● I_{SHDN}	SHDN Pin Current	$V_{SHDN} = 0.3\text{V}$	●	1.4	1.9	mA
V_L	V_{SHDN} Pin Input Voltage LOW		●		0.3	V
V_H	V_{SHDN} Pin Input Voltage HIGH		●	$V^+ - 0.5$		V
	Shutdown Output Leakage Current	$V_{SHDN} = 0.3\text{V}$	●	0.1	75	μA
t_{ON}	Turn-On Time	$V_{SHDN} = 0.3\text{V} \text{ to } 4.5\text{V}, R_L = 100\Omega, V_S = 5\text{V}$	●		130	ns
t_{OFF}	Turn-Off Time	$V_{SHDN} = 4.5\text{V} \text{ to } 0.3\text{V}, R_L = 100\Omega, V_S = 5\text{V}$	●		180	ns
SR	Slew Rate	$V_S = 5\text{V}, A_V = -1, R_L = 1\text{k}, V_0 = 4\text{V}$ $A_V = -10, R_L = 1\text{k}, V_0 = 4\text{V}$ LT6200-5 LT6200-10	● ● ●	23 160 260	33	$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
FPBW	Full Power Bandwidth (Note 9)	$V_S = 5\text{V}, V_{OUT} = 3V_{P-P}$ (LT6200)	●	2.44	3.5	MHz

$T_A = 25^{\circ}\text{C}$, $V_S = \pm 5\text{V}$, $V_{CM} = V_{OUT} = 0\text{V}$, $V_{SHDN} = \text{OPEN}$, unless otherwise noted. Excludes the LT6201 in the DD package (Note 3).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	1.4 2.5 2.5	4 6 6		mV mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM} = 0\text{V}$ $V_{CM} = V^- \text{ to } V^+$	0.2 0.4	1.6 3.2		mV mV

62001fd

ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $V_{CM} = V_{OUT} = 0\text{V}$, $V_{SHDN} = \text{OPEN}$, unless otherwise noted.

Excludes the LT6201 in the DD package (Note 3).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_B	Input Bias Current	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	-40 -50	-10 8 -23	18	μA μA μA
ΔI_B	I_B Shift	$V_{CM} = V^-$ to V^+		31	68	μA
	I_B Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^-$ to V^+		0.2	6	μA
I_{OS}	Input Offset Current	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$		1.3 1 3	7 7 12	μA μA μA
	Input Noise Voltage	0.1Hz to 10Hz		600		$\text{nV}_{\text{P-P}}$
e_n	Input Noise Voltage Density	$f = 100\text{kHz}$ $f = 10\text{kHz}$		0.95 1.4	2.3	$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$
i_n	Input Noise Current Density, Balanced Source Unbalanced Source	$f = 10\text{kHz}$ $f = 10\text{kHz}$		2.2 3.5		$\text{pA}/\sqrt{\text{Hz}}$ $\text{pA}/\sqrt{\text{Hz}}$
	Input Resistance	Common Mode Differential Mode		0.57 2.1		$\text{M}\Omega$ $\text{k}\Omega$
C_{IN}	Input Capacitance	Common Mode Differential Mode		3.1 4.2		pF pF
A_{VOL}	Large-Signal Gain	$V_O = \pm 4.5\text{V}$, $R_L = 1\text{k}$ $V_O = \pm 2\text{V}$, $R_L = 100$	115 15	200 26		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^-$ to V^+ $V_{CM} = -2\text{V}$ to 2V	68 75	96 100		dB dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_{CM} = -2\text{V}$ to 2V		80	105	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.25\text{V}$ to $\pm 5\text{V}$		60	68	dB
	PSRR Match (Channel-to-Channel) (Note 6)	$V_S = \pm 1.25\text{V}$ to $\pm 5\text{V}$		65	100	dB
V_{OL}	Output Voltage Swing LOW (Note 7)	No Load $I_{SINK} = 5\text{mA}$ $I_{SINK} = 20\text{mA}$		12 55 150	50 110 290	mV mV mV
V_{OH}	Output Voltage Swing HIGH (Note 7)	No Load $I_{SOURCE} = 5\text{mA}$ $I_{SOURCE} = 20\text{mA}$		70 110 225	130 210 420	mV mV mV
I_{SC}	Short-Circuit Current			± 60	± 90	mA
I_S	Supply Current per Amplifier Disabled Supply Current per Amplifier	$V_{SHDN} = 0.3\text{V}$		20 1.6	23 2.1	mA mA
I_{SHDN}	SHDN Pin Current	$V_{SHDN} = 0.3\text{V}$		200	280	μA
V_L	V_{SHDN} Pin Input Voltage LOW				0.3	V
V_H	V_{SHDN} Pin Input Voltage HIGH				$V^+ - 0.5$	V
	Shutdown Output Leakage Current	$V_{SHDN} = 0.3\text{V}$		0.1	75	μA
t_{ON}	Turn-On Time	$V_{SHDN} = 0.3\text{V}$ to 4.5V , $R_L = 100\Omega$, $V_S = 5\text{V}$		130		ns
t_{OFF}	Turn-Off Time	$V_{SHDN} = 4.5\text{V}$ to 0.3V , $R_L = 100\Omega$, $V_S = 5\text{V}$		180		ns
GBW	Gain Bandwidth Product	Frequency = 1MHz LT6200-5 LT6200-10		110 530 1060	165 800 1600	MHz MHz MHz
SR	Slew Rate	$A_V = -1$, $R_L = 1\text{k}$, $V_O = 4\text{V}$		35	50	$\text{V}/\mu\text{s}$
		$A_V = -10$, $R_L = 1\text{k}$, $V_O = 4\text{V}$ LT6200-5 LT6200-10		175 315	250 450	$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
FPBW	Full Power Bandwidth (Note 9)	$V_{OUT} = 3\text{V}_{\text{P-P}}$ (LT6200-10)		33	47	MHz
t_s	Setting Time (LT6200, LT6201)	0.1%, $V_{STEP} = 1$, $R_L = 1\text{k}$		140		ns

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over $0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$ temperature range. Excludes the LT6201 in the DD package (Note 3). $V_S = \pm 5\text{V}$, $V_{CM} = V_{OUT} = 0\text{V}$, $V_{SHDN} = \text{OPEN}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	● ● ●	1.9 3.5 3.5	4.5 7.5 7.5	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM} = 0\text{V}$ $V_{CM} = V^- \text{ to } V^+$	● ●	0.2 0.4	1.8 3.4	mV
$V_{OS\ TC}$	Input Offset Voltage Drift (Note 8)	$V_{CM} = \text{Half Supply}$	●	8.2	24	$\mu\text{V}/^{\circ}\text{C}$
I_B	Input Bias Current	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	● ● ●	-40 8 -50	-10 18 -23	μA
ΔI_B	I_B Shift	$V_{CM} = V^- \text{ to } V^+$	●	31	68	μA
	I_B Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^- \text{ to } V^+$	●	1	9	μA
I_{OS}	Input Offset Current	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	● ● ●	1.3 1 3.5	10 10 15	μA
A_{VOL}	Large-Signal Gain	$V_0 = \pm 4.5\text{V}$, $R_L = 1\text{k}$ $V_0 = \pm 2\text{V}$, $R_L = 100$	● ●	46 7.5	80 13.5	V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- \text{ to } V^+$ $V_{CM} = -2\text{V} \text{ to } 2\text{V}$	● ●	65 75	90 100	dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_{CM} = -2\text{V} \text{ to } 2\text{V}$	●	75	105	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.5\text{V} \text{ to } \pm 5\text{V}$	●	60	65	dB
	PSRR Match (Channel-to-Channel) (Note 6)	$V_S = \pm 1.5\text{V} \text{ to } \pm 5\text{V}$	●	60	100	dB
V_{OL}	Output Voltage Swing LOW (Note 7)	No Load $I_{SINK} = 5\text{mA}$ $I_{SINK} = 20\text{mA}$	● ● ●	16 60 170	70 120 310	mV
V_{OH}	Output Voltage Swing HIGH (Note 7)	No Load $I_{SOURCE} = 5\text{mA}$ $I_{SINK} = 20\text{mA}$	● ● ●	85 125 265	150 230 480	mV
I_{SC}	Short-Circuit Current		●	± 60	± 90	mA
I_S	Supply Current per Amplifier Disabled Supply Current per Amplifier	$V_{SHDN} = 0.3\text{V}$	● ●	25 1.6	29 2.1	mA
I_{SHDN}	SHDN Pin Current	$V_{SHDN} = 0.3\text{V}$	●	215	295	μA
V_L	V_{SHDN} Pin Input Voltage LOW		●		0.3	V
V_H	V_{SHDN} Pin Input Voltage HIGH		●	$V^+ - 0.5$		V
	Shutdown Output Leakage Current	$V_{SHDN} = 0.3\text{V}$	●	0.1	75	μA
t_{ON}	Turn-On Time	$V_{SHDN} = 0.3\text{V} \text{ to } 4.5\text{V}$, $R_L = 100\Omega$, $V_S = 5\text{V}$	●	130		ns
t_{OFF}	Turn-Off Time	$V_{SHDN} = 4.5\text{V} \text{ to } 0.3\text{V}$, $R_L = 100\Omega$, $V_S = 5\text{V}$	●	180		ns
SR	Slew Rate	$A_V = -1$, $R_L = 1\text{k}$, $V_0 = 4\text{V}$	●	31	44	$\text{V}/\mu\text{s}$
		$A_V = -10$, $R_L = 1\text{k}$, $V_0 = 4\text{V}$ LT6200-5 LT6200-10	● ●	150 290	215 410	$\text{V}/\mu\text{s}$
FPBW	Full Power Bandwidth (Note 9)	$V_{OUT} = 3\text{V}_{\text{P-P}}$ (LT6200-10)	●	30	43	MHz

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$
temperature range. Excludes the LT6201 in the DD package (Note 3). $V_S = \pm 5\text{V}$, $V_{CM} = V_{OUT} = 0\text{V}$, $V_{SHDN} = \text{OPEN}$, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	● ● ●	1.9 3.5 3.5	4.5 7.5 7.5	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM} = 0\text{V}$ $V_{CM} = V^- \text{ to } V^+$	● ●	0.2 0.4	2 3.6	mV
$V_{OS\ TC}$	Input Offset Voltage Drift (Note 8)	$V_{CM} = \text{Half Supply}$	●	8.2	24	$\mu\text{V}/^{\circ}\text{C}$
I_B	Input Bias Current	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	● ● ●	-40 8 -50	-10 18 -23	μA
ΔI_B	I_B Shift	$V_{CM} = V^- \text{ to } V^+$	●	31	68	μA
	I_B Match (Channel-to-Channel) (Note 11)		●	4	12	μA
I_{OS}	Input Offset Current	$V_{CM} = \text{Half Supply}$ $V_{CM} = V^+$ $V_{CM} = V^-$	● ● ●	1.3 1 3.5	10 10 15	μA
A_{VOL}	Large-Signal Gain	$V_0 = \pm 4.5\text{V}$, $R_L = 1\text{k}$ $V_0 = \pm 2\text{V}$, $R_L = 100$	● ●	46 7.5	80 13.5	V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- \text{ to } V^+$ $V_{CM} = -2\text{V} \text{ to } 2\text{V}$	● ●	65 75	90 100	dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_{CM} = -2\text{V} \text{ to } 2\text{V}$	●	75	105	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.5\text{V} \text{ to } \pm 5\text{V}$	●	60	65	dB
	PSRR Match (Channel-to-Channel) (Note 6)	$V_S = \pm 1.5\text{V} \text{ to } \pm 5\text{V}$	●	60	100	dB
V_{OL}	Output Voltage Swing LOW (Note 7)	No Load $I_{SINK} = 5\text{mA}$ $I_{SINK} = 20\text{mA}$	● ● ●	16 60 170	75 125 310	mV mV mV
V_{OH}	Output Voltage Swing HIGH (Note 7)	No Load $I_{SOURCE} = 5\text{mA}$ $I_{SINK} = 20\text{mA}$	● ● ●	85 125 265	150 230 480	mV mV mV
I_{SC}	Short-Circuit Current		●	± 60	± 90	mA
I_S	Supply Current Disabled Supply Current	$V_{SHDN} = 0.3\text{V}$	● ●	25 1.6	29 2.1	mA
I_{SHDN}	SHDN Pin Current	$V_{SHDN} = 0.3\text{V}$	●	215	295	μA
V_L	V_{SHDN} Pin Input Voltage LOW		●		0.3	V
V_H	V_{SHDN} Pin Input Voltage HIGH		●	$V^+ - 0.5$		V
	Shutdown Output Leakage Current	$V_{SHDN} = 0.3\text{V}$	●	0.1	75	μA
t_{ON}	Turn-On Time	$V_{SHDN} = 0.3\text{V} \text{ to } 4.5\text{V}$, $R_L = 100\Omega$, $V_S = 5\text{V}$	●	130		ns
t_{OFF}	Turn-Off Time	$V_{SHDN} = 4.5\text{V} \text{ to } 0.3\text{V}$, $R_L = 100\Omega$, $V_S = 5\text{V}$	●	180		ns
SR	Slew Rate	$A_V = -1$, $R_L = 1\text{k}$, $V_0 = 4\text{V}$	●	31	44	$\text{V}/\mu\text{s}$
		$A_V = -10$, $R_L = 1\text{k}$, $V_0 = 4\text{V}$ LT6200-5 LT6200-10	● ●	125 260	180 370	$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
FPBW	Full Power Bandwidth (Note 9)	$V_{OUT} = 3\text{V}_{\text{P-P}}$ (LT6200-10)	●	27	39	MHz

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime

Note 2: Inputs are protected by back-to-back diodes. If the differential input voltage exceeds 0.7V, the input current must be limited to less than 40mA. This parameter is guaranteed to meet specified performance through design and/or characterization. It is not 100% tested.

LT6200/LT6200-5 LT6200-10/LT6201

ELECTRICAL CHARACTERISTICS

Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely. The LT6201 in the DD package is limited by power dissipation to $V_S \leq 5V$, 0V over the commercial temperature range only.

Note 4: The LT6200C/LT6200I and LT6201C/LT6201I are guaranteed functional over the temperature range of -40°C and 85°C (LT6201DD excluded).

Note 5: The LT6200C/LT6201C are guaranteed to meet specified performance from 0°C to 70°C . The LT6200C/LT6201C are designed, characterized and expected to meet specified performance from -40°C to 85°C , but are not tested or QA sampled at these temperatures. The LT6200I is guaranteed to meet specified performance from -40°C to 85°C .

Note 6: Minimum supply voltage is guaranteed by power supply rejection ratio test.

Note 7: Output voltage swings are measured between the output and power supply rails.

Note 8: This parameter is not 100% tested.







Note 9: Full-power bandwidth is calculated from the slew rate:
 $\text{FPBW} = \text{SR}/2\pi V_p$

Note 10: Thermal resistance varies depending upon the amount of PC board metal attached to the $V-$ pin of the device. θ_{JA} is specified for a certain amount of 2oz copper metal trace connecting to the $V-$ pin as described in the thermal resistance tables in the Application Information section.


Note 11: Matching parameters on the LT6201 are the difference between the two amplifiers. CMRR and PSRR match are defined as follows: CMRR and PSRR are measured in $\mu\text{V/V}$ on the identical amplifiers. The difference is calculated in $\mu\text{V/V}$. The result is converted to dB.

Note 12: There are reverse biased ESD diodes on all inputs and outputs, as shown in Figure 1. If these pins are forced beyond either supply, unlimited current will flow through these diodes. If the current is transient in nature and limited to less than 30mA, no damage to the device will occur.


TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS




6200 G07




6200 G08




6200 G09




6200 G10




6200 G11




6200 G12



6200 G13



6200 G14




6200 G15

62001fd

LT6200/LT6200-5 LT6200-10/LT6201


TYPICAL PERFORMANCE CHARACTERISTICS

**Warm-Up Drift
vs Time (LT6200S8)**




6200 G16

Total Noise vs Source Resistance




6200 G17

Input Noise Voltage vs Frequency




6200 G18

**Balanced Noise Current
vs Frequency**




6200 G19

**Unbalanced Noise Current
vs Frequency**




6200 G20

**0.1Hz to 10Hz Output
Noise Voltage**




6200 G21

**Supply Current
vs SHDN Pin Voltage**



6200 G21a

**SHDN Pin Current
vs SHDN Pin Voltage**




6200 G21b

62001fd


TYPICAL PERFORMANCE CHARACTERISTICS LT6200, LT6201

Gain Bandwidth and Phase Margin vs Temperature




6200 G22

Open-Loop Gain vs Frequency




6200 G23

Open-Loop Gain vs Frequency




6200 G24

Gain Bandwidth and Phase Margin vs Supply Voltage




6200 G25

Slew Rate vs Temperature




6200 G26

Output Impedance vs Frequency



6200 G27

Common Mode Rejection Ratio vs Frequency




62001fd


LT6200/LT6200-5 LT6200-10/LT6201

TYPICAL PERFORMANCE CHARACTERISTICS LT6200, LT6201


Power Supply Rejection Ratio vs Frequency




Overshoot vs Capacitive Load




Overshoot vs Capacitive Load




Settling Time vs Output Step (Noninverting)




Settling Time vs Output Step (Inverting)




Maximum Undistorted Output Signal vs Frequency




Distortion vs Frequency, $A_V = 1$









Distortion vs Frequency, $A_V = 1$



Distortion vs Frequency, $A_V = 2$




TYPICAL PERFORMANCE CHARACTERISTICS LT6200, LT6201



LT6200/LT6200-5 LT6200-10/LT6201


TYPICAL PERFORMANCE CHARACTERISTICS LT6200-5

Gain Bandwidth and Phase Margin vs Temperature




6200 G45

Slew Rate vs Temperature




6200 G46

Overshoot vs Capacitive Load




6200 G47

Power Supply Rejection Ratio vs Frequency




6200 G48

Output Impedance vs Frequency




6200 G49

Open-Loop Gain vs Frequency




6200 G50

Open-Loop Gain vs Frequency




6200 G51

Gain Bandwidth and Phase Margin vs Supply Voltage



6200 G52


Gain Bandwidth vs Resistor Load




6200 G53

TYPICAL PERFORMANCE CHARACTERISTICS LT6200-5


Common Mode Rejection Ratio vs Frequency




Maximum Undistorted Output Signal vs Frequency




2nd and 3rd Harmonic Distortion vs Frequency




2nd and 3rd Harmonic Distortion vs Frequency




±5V Large-Signal Response




Output-Overdrive Recovery



5V Small-Signal Response




Input Referred High Frequency Noise Spectrum



LT6200/LT6200-5 LT6200-10/LT6201


TYPICAL PERFORMANCE CHARACTERISTICS LT6200-10

Gain Bandwidth and Phase Margin vs Temperature




6200 G62

Slew Rate vs Temperature




6200 G63

Overshoot vs Capacitive Load




6200 G64

Power Supply Rejection Ratio vs Frequency




6200 G65

Output Impedance vs Frequency




6200 G66

Open-Loop Gain vs Frequency




6200 G67

Open-Loop Gain vs Frequency




6200 G68

Gain Bandwidth and Phase Margin vs Supply Voltage



6200 G69









Gain Bandwidth vs Resistor Load



6200 G70

62001fd

TYPICAL PERFORMANCE CHARACTERISTICS LT6200-10



APPLICATIONS INFORMATION

Amplifier Characteristics

Figure 1 shows a simplified schematic of the LT6200 family, which has two input differential amplifiers in parallel that are biased on simultaneously when the common mode voltage is at least 1.5V from either rail. This topology allows the input stage to swing from the positive supply voltage to the negative supply voltage. As the common mode voltage swings beyond $V_{CC} - 1.5V$, current source I_1 saturates and current in Q1/Q4 is zero. Feedback is maintained through the Q2/Q3 differential amplifier, but with an input g_m reduction of one-half. A similar effect occurs with I_2 when the common mode voltage swings within 1.5V of the negative rail. The effect of the g_m reduction is a shift in the V_{OS} as I_1 or I_2 saturate.

Input bias current normally flows out of the "+" and "-" inputs. The magnitude of this current increases when the input common mode voltage is within 1.5V of the negative rail, and only Q1/Q4 are active. The polarity of this current reverses when the input common mode voltage is within 1.5V of the positive rail and only Q2/Q3 are active.

The second stage is a folded cascode and current mirror that converts the input stage differential signals to a single ended output. Capacitor C1 reduces the unity cross frequency and improves the frequency stability without degrading the gain bandwidth of the amplifier. The differential drive generator supplies current to the output transistors that swing from rail-to-rail.

The LT6200-5/LT6200-10 are decompensated op amps for higher gain applications. These amplifiers maintain identical DC specifications with the LT6200, but have a reduced Miller compensation capacitor C_M . This results in a significantly higher slew rate and gain bandwidth product.

Input Protection

There are back-to-back diodes, D1 and D2, across the + and - inputs of these amplifiers to limit the differential input voltage to $\pm 0.7V$. The inputs of the LT6200 family do not have internal resistors in series with the input transistors. This technique is often used to protect the input devices from overvoltage that causes excessive currents to flow. The addition of these resistors would significantly degrade the low noise voltage of these amplifiers. For instance, a 100Ω resistor in series with each input would generate $1.8nV/\sqrt{Hz}$ of noise, and the total amplifier noise voltage would rise from $0.95nV/\sqrt{Hz}$ to $2.03nV/\sqrt{Hz}$. Once the input differential voltage exceeds $\pm 0.7V$, steady-state current conducted through the protection diodes should be limited to $\pm 40mA$. This implies 25Ω of protection resistance per volt of continuous overdrive beyond $\pm 0.7V$. The input diodes are rugged enough to handle transient currents due to amplifier slew rate overdrive or momentary clipping without these resistors.




Figure 1. Simplified Schematic

62001fd

APPLICATIONS INFORMATION

Figure 2 shows the input and output waveforms of the LT6200 driven into clipping while connected in a gain of $A_V = 1$. In this photo, the input signal generator is clipping at $\pm 35\text{mA}$, and the output transistors supply this generator current through the protection diodes.




Figure 2. $V_S = \pm 2.5\text{V}$, $A_V = 1$ with Large Overdrive

ESD

The LT6200 has reverse-biased ESD protection diodes on all inputs and outputs, as shown in Figure 1. If these pins are forced beyond either supply, unlimited current will flow through these diodes. If the current is transient and limited to 30mA or less, no damage to the device will occur.

Noise

The noise voltage of the LT6200 is equivalent to that of a 56Ω resistor—and for the lowest possible noise, it is desirable to keep the source and feedback resistance at or below this value (i.e., $R_S + R_G//R_{FB} \leq 56\Omega$). With $R_S + R_G//R_{FB} = 56\Omega$ the total noise of the amplifier is: $e_n = \sqrt{(0.95\text{nV})^2 + (0.95\text{nV})^2} = 1.35\text{nV}$. Below this resistance value the amplifier dominates the noise, but in the resistance region between 56Ω and approximately $6\text{k}\Omega$, the noise is dominated by the resistor thermal noise. As the total resistance is further increased, beyond $6\text{k}\Omega$, the noise current multiplied by the total resistance eventually dominates the noise.

For a complete discussion of amplifier noise, see the LT1028 data sheet.

Power Dissipation

The LT6200 combines high speed with large output current in a small package, so there is a need to ensure that the die's junction temperature does not exceed 150°C. The LT6200 is housed in a 6-lead TSOT-23 package. The package has the V^- supply pin fused to the lead frame to enhance the thermal conductance when connecting to a ground plane or a large metal trace. Metal trace and plated through-holes can be used to spread the heat generated by the device to the backside of the PC board. For example, on a $3/32''$ FR-4 board with 2oz copper, a total of 270mm^2 connects to Pin 2 of the LT6200 (in a TSOT-23 package) bringing the thermal resistance, θ_{JA} , to about 135°C/W . Without an extra metal trace beside the power line connecting to the V^- pin to provide a heat sink, the thermal resistance will be around 200°C/W . More information on thermal resistance with various metal areas connecting to the V^- pin is provided in Table 1.

Table 1. LT6200 6-Lead TSOT-23 Package

COPPER AREA TOPSIDE (mm^2)	BOARD AREA (mm^2)	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
270	2500	135°C/W
100	2500	145°C/W
20	2500	160°C/W
0	2500	200°C/W

Device is mounted on topside.

Junction temperature T_J is calculated from the ambient temperature T_A and power dissipation P_D as follows:

$$T_J = T_A + (P_D \cdot \theta_{JA})$$

The power dissipation in the IC is the function of the supply voltage, output voltage and the load resistance. For a given supply voltage, the worst-case power dissipation $P_{D(\text{MAX})}$ occurs at the maximum quiescent supply current and at the output voltage which is half of either supply voltage (or the maximum swing if it is less than half the supply voltage). $P_{D(\text{MAX})}$ is given by:

$$P_{D(\text{MAX})} = (V_S \cdot I_{S(\text{MAX})}) + (V_S/2)^2/R_L$$

Example: An LT6200 in TSOT-23 mounted on a 2500mm^2 area of PC board without any extra heat spreading plane connected to its V^- pin has a thermal resistance of

APPLICATIONS INFORMATION

200°C/W, θ_{JA} . Operating on $\pm 5V$ supplies driving 50Ω loads, the worst-case power dissipation is given by:

$$\begin{aligned}P_{D(MAX)} &= (10 \cdot 23mA) + (2.5)^2/50 \\&= 0.23 + 0.125 = 0.355W\end{aligned}$$

The maximum ambient temperature that the part is allowed to operate is:

$$\begin{aligned}T_A &= T_J - (P_{D(MAX)} \cdot 200^\circ\text{C}/\text{W}) \\&= 150^\circ\text{C} - (0.355W \cdot 200^\circ\text{C}/\text{W}) = 79^\circ\text{C}\end{aligned}$$

To operate the device at a higher ambient temperature, connect more metal area to the V^- pin to reduce the thermal resistance of the package, as indicated in Table 1.

DD Package Heat Sinking

The underside of the DD package has exposed metal (4mm^2) from the lead frame where the die is attached. This provides for the direct transfer of heat from the die junction to printed circuit board metal to help control the maximum operating junction temperature. The dual-in-line pin arrangement allows for extended metal beyond the ends of the package on the topside (component side) of

a PCB. Table 2 summarizes the thermal resistance from the die junction-to-ambient that can be obtained using various amounts of topside metal (2oz copper) area. On multilayer boards, further reductions can be obtained using additional metal on inner PCB layers connected through vias beneath the package.


Table 2. LT6200 8-Lead DD Package

COPPER AREA TOPSIDE (mm ²)	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
4	160°C/W
16	135°C/W
32	110°C/W
64	95°C/W
130	70°C/W

The LT6200 amplifier family has thermal shutdown to protect the part from excessive junction temperature. The amplifier will shut down to approximately 1.2mA supply current per amplifier if the maximum temperature is exceeded. The LT6200 will remain off until the junction temperature reduces to about 135°C, at which point the amplifier will return to normal operation.

PACKAGE DESCRIPTION


DD Package
8-Lead Plastic DFN (3mm × 3mm)
(Reference LTC DWG # 05-08-1698 Rev C)



NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

S6 Package
6-Lead Plastic TSOT-23
(Reference LTC DWG # 05-08-1636)




NOTE:

1. DIMENSIONS ARE IN MILLIMETERS
2. DRAWING NOT TO SCALE
3. DIMENSIONS ARE INCLUSIVE OF PLATING
4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
5. MOLD FLASH SHALL NOT EXCEED 0.254mm
6. JEDEC PACKAGE REFERENCE IS MO-193

PACKAGE DESCRIPTION

S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1610)



REVISION HISTORY


(Revision history begins at Rev D)

REV	DATE	DESCRIPTION	PAGE NUMBER
D	3/10	Change to Input Noise Voltage Density in Electrical Characteristics Change to X-Axis Range on Graph G61	7 17

LT6200/LT6200-5 LT6200-10/LT6201


TYPICAL APPLICATION

Rail-to-Rail, High Speed, Low Noise Instrumentation Amplifier



6200 TA03

Instrumentation Amplifier Frequency Response



$A_V = 130$
 $BW_{-3dB} = 85\text{MHz}$
SLEW RATE = $500\text{V}/\mu\text{s}$
CMRR = 55dB at 10MHz

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1028	Single, Ultralow Noise 50MHz Op Amp	$1.1\text{nV}/\sqrt{\text{Hz}}$
LT1677	Single, Low Noise Rail-to-Rail Amplifier	3V Operation, 2.5mA, $4.5\text{nV}/\sqrt{\text{Hz}}$, $60\mu\text{V}$ Max V_{OS}
LT1722/LT1723/LT1724	Single/Dual/Quad Low Noise Precision Op Amp	$70\text{V}/\mu\text{s}$ Slew Rate, $400\mu\text{V}$ Max V_{OS} , $3.8\text{nV}/\sqrt{\text{Hz}}$, 3.7mA
LT1806/LT1807	Single/Dual, Low Noise 325MHz Rail-to-Rail Amplifier	2.5V Operation, $550\mu\text{V}$ Max V_{OS} , $3.5\text{nV}/\sqrt{\text{Hz}}$
LT6203	Dual, Low Noise, Low Current Rail-to-Rail Amplifier	$1.9\text{nV}/\sqrt{\text{Hz}}$, 3mA Max, 100MHz Gain Bandwidth

62001fd