LMR62421 SIMPLE SWITCHER ® 24Vout, 2.1A Step-Up Voltage Regulator in

SOT-23



Literature Number: SNVS734A

October 31, 2011



LMR62421

SIMPLE SWITCHER[®] 24Vout, 2.1A Step-Up Voltage Regulator in SOT-23

Features

- Input voltage range of 2.7V to 5.5V
- Output voltage up to 24V
- Switch current up to 2.1A
- 1.6 MHz switching frequency
- Low shutdown Iq, 80 nA
- Cycle-by-cycle current limiting
- Internally compensated
- Internal soft-start
- SOT23-5 (2.92 x 2.84 x 1mm) and LLP-6 (3 x 3 x 0.8 mm) packaging
- Fully enabled for WEBENCH® Power Designer

System Performance

Performance Benefits

- Extremely easy to use
- Tiny overall solution reduces system cost

Applications

- Boost / SEPIC Conversions from 3.3V, 5V Rails
- Space Constrained Applications
- Embedded Systems
- LCD Displays
- LED Applications





Typical Application



Connection Diagrams





Ordering Information

Order Number	Description	Package Type	Package Drawing	Supplied As
LMR62421XMFE			MF05A SDE06A	250 Units on Tape & Reel
LMR62421XMF		SOT23-5		1000 Units on Tape & Reel
LMR62421XMFX				3000 Units on Tape & Reel
LMR62421XSDE	1.6 MHz	LLP-6		250 Units on Tape & Reel
LMR62421XSD				1000 Units on Tape & Reel
LMR62421XSDX				4500 Units on Tape & Reel

Pin Descriptions - 5-Pin SOT23

Pin	Name	Function
1	SW	Switch node. Connect to the inductor, output diode.
2	GND	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this
2	GND	pin.
3	FB	Feedback pin. Connect FB to external resistor divider to set output voltage.
4	4 EN	Shutdown control input. Logic high enables operation. Do not allow this pin to float or be greater than VIN +
4		0.3V.
5	VIN	Supply voltage for power stage, and input supply voltage.

Pin Descriptions - 6-Pin LLP

Pin	Name	Function	
1	PGND	Power ground pin. Place PGND and output capacitor GND close together.	
2	VIN	Supply voltage for power stage, and input supply voltage.	
3	EN	Shutdown control input. Logic high enables operation. Do not allow this pin to float or be greater than VIN + 0.3V.	
4	FB	Feedback pin. Connect FB to external resistor divider to set output voltage.	
5 AGND Signal ground pin. Place the bottom resistor of the feedback network as clo 4.		Signal ground pin. Place the bottom resistor of the feedback network as close as possible to this pin & pin 4.	
6	SW	Switch node. Connect to the inductor, output diode.	
DAP	GND	Signal & Power ground. Connect to pin 1 & pin 5 on top layer. Place 4-6 vias from DAP to bottom layer GND plane.	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

V _{IN}	-0.5V to 7V
SW Voltage	-0.5V to 26.5V
FB Voltage	-0.5V to 3.0V
EN Voltage	-0.5V to VIN + 0.3V
ESD Susceptibility (Note 6)	2kV
Junction Temperature (Note 2)	150°C

-65°C to 150°C Storage Temp. Range For soldering specifications: see product folder at www.national.com and www.national.com/ms/MS/MS-SOLDERING.pdf

Operating Ratings (Note 1)

V _{IN}	2.7V to 5.5V
V _{EN} (<i>Note 7</i>)	0V to V _{IN}
Junction Temperature Range	–40°C to +125°C

- - h - 17

Electrical Characteristics (*Note 3*), (*Note 4*) Limits in standard type are for $T_J = 25^{\circ}C$ only; limits in **boldface** type apply over the junction temperature range of (T₁ = -40°C to 125°C). Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T₁ = 25°C, and are provided for

Symbol	Parameter	Conditions	Min	Тур	Max	Units
		-40° C \leq to T _J \leq +125°C (SOT23-5)	1.230	1.255	1.280	v
V	Foodbook Voltage	$0^{\circ}C \le to T_{J} \le +125^{\circ}C (SOT23-5)$	1.236	1.255	1.274	
V_{FB}	Feedback Voltage	$-40^{\circ}C \le \text{to }T_{\text{J}} \le +125^{\circ}C \text{ (LLP-6)}$	1.225	1.255	1.285	
		$-0^{\circ}C \le \text{to }T_{J} \le +125^{\circ}C \text{ (LLP-6)}$	1.229	1.255	1.281	
$\Delta V_{FB}/V_{IN}$	Feedback Voltage Line Regulation	V _{IN} = 2.7V to 5.5V		0.06		%/V
I _{FB}	Feedback Input Bias Current			0.1	1	μA
F_{SW}	Switching Frequency		1200	1600	2000	kHz
D _{MAX}	Maximum Duty Cycle		88	96		%
D _{MIN}	Minimum Duty Cycle			5		%
	Switch On Resistance	SOT23-5		170	330	mΩ
R _{DS(ON)}	Switch On Resistance	LLP-6		190	350	
I _{CL}	Switch Current Limit		2.1	3		А
SS	Soft Start			4		ms
I	Quiescent Current (switching)			7.0	11	mA
Ι _Q	Quiescent Current (shutdown)	$V_{EN} = 0V$		80		nA
UVLO	Undervoltage Lockout	VIN Rising		2.3	2.65	V
0100		VIN Falling	1.7	1.9		
M	Shutdown Threshold Voltage	(Note 7)			0.4	v
$V_{EN_{TH}}$	Enable Threshold Voltage	(Note 7)	1.8			
I _{-SW}	Switch Leakage	$V_{SW} = 24V$		1.0		μA

FV and a set of a set

Symbol	Parameter	Conditions	Min	Тур	Max	Units
٥	Junction to Ambient	LLP-6		80		°C/W
θ_{JA}	0 LFPM Air Flow (<i>Note 5</i>)	SOT23-5		118		°C/w
0	lunction to Coop	LLP-6		18		°C 444
$\theta^{\rm JC}$	Junction to Case	SOT23-5		60		°C/W
T _{SD} Thermal Shutdown Temperature (<i>Note 2</i>)				160		°C
	Thermal Shutdown Hysteresis			10		

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see Electrical Characteristics.

Note 2: Thermal shutdown will occur if the junction temperature exceeds the maximum junction temperature of the device.

Note 3: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 4: Typical numbers are at 25°C and represent the most likely parametric norm.

Note 5: Applies for packages soldered directly onto a 3" x 3" PC board with 2oz. copper on 4 layers in still air.

Note 6: The human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Note 7: Do not allow this pin to float or be greater than V_{IN} +0.3V.

Typical Performance Characteristics



Oscillator Frequency vs Temperature











30167207

Typical Maximum Output Current vs V_{IN}



Efficiency vs Load Current, Vo = 20V



30167212









30167216

Simplified Internal Block Diagram



FIGURE 1. Simplified Block Diagram

General Description

The LMR62421 is an easy-to-use, space-efficient 2.1A lowside switch regulator ideal for Boost and SEPIC DC-DC regulation. It provides all the active functions to provide local DC/ DC conversion with fast-transient response and accurate regulation in the smallest PCB area. Switching frequency is internally set to 1.6 MHz, allowing the use of extremely small surface mount inductor and chip capacitors while providing efficiencies near 90%. Current-mode control and internal compensation provide ease-of-use, minimal component count, and high-performance regulation over a wide range of operating conditions. External shutdown features an ultra-low standby current of 80 nA ideal for portable applications. Tiny SOT23-5 and LLP-6 packages provide space-savings. Additional features include internal soft-start, circuitry to reduce inrush current, pulse-by-pulse current limit, and thermal shutdown.

Application Information

THEORY OF OPERATION

The following operating description of the LMR62421 will refer to the Simplified Block Diagram (Figure 1) the simplified schematic (Figure 2), and its associated waveforms (Figure 3). The LMR62421 supplies a regulated output voltage by switching the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS control switch. During this ontime, the SW pin voltage (V_{SW}) decreases to approximately GND, and the inductor current (I_L) increases with a linear slope. I, is measured by the current sense amplifier, which generates an output proportional to the switch current. The sensed signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{REF}. When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through diode D1, which forces the SW pin to swing to the output voltage plus the forward voltage (V_D) of the diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage .









CURRENT LIMIT

The LMR62421 uses cycle-by-cycle current limiting to protect the internal NMOS switch. It is important to note that this current limit will not protect the output from excessive current during an output short circuit. The input supply is connected to the output by the series connection of an inductor and a diode. If a short circuit is placed on the output, excessive current can damage both the inductor and diode.

Design Guide

ENABLE PIN / SHUTDOWN MODE

The LMR62421 has a shutdown mode that is controlled by the Enable pin (EN). When a logic low voltage is applied to EN, the part is in shutdown mode and its quiescent current drops to typically 80 nA. Switch leakage adds up to another 1 μ A from the input supply. The voltage at this pin should never exceed V_{IN} + 0.3V.

THERMAL SHUTDOWN

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 160°C. After thermal shutdown occurs, the output switch doesn't turn on until the junction temperature drops to approximately 150°C.

SOFT-START

This function forces V_{OUT} to increase at a controlled rate during start up. During soft-start, the error amplifier's reference voltage ramps to its nominal value of 1.255V in approximately 4.0ms. This forces the regulator output to ramp up in a more linear and controlled fashion, which helps reduce inrush current.

INDUCTOR SELECTION

The Duty Cycle (D) can be approximated quickly using the ratio of output voltage (V_{O}) to input voltage (V_{IN}):

$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{1}{1 - D}\right) = \frac{1}{D'}$$

Therefore:

$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$

Power losses due to the diode (D1) forward voltage drop, the voltage drop across the internal NMOS switch, the voltage drop across the inductor resistance (R_{DCR}) and switching losses must be included to calculate a more accurate duty cycle (See Calculating Efficiency and Junction Temperature for a detailed explanation). A more accurate formula for calculating the conversion ratio is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{\eta}{D'}$$

Where η equals the efficiency of the LMR62421 application. The inductor value determines the input ripple current. Lower inductor values decrease the size of the inductor, but increase the input ripple current. An increase in the inductor value will decrease the input ripple current.



FIGURE 4. Inductor Current

$$\frac{2\Delta i_L}{DT_S} = \left(\frac{V_{IN}}{L}\right)$$
$$\Delta i_L = \left(\frac{V_{IN}}{2L}\right) \times DT_S$$

A good design practice is to design the inductor to produce 10% to 30% ripple of maximum load. From the previous equations, the inductor value is then obtained.

$$L = \left(\frac{V_{IN}}{2 \times \Delta i_L}\right) \times DT_S$$

Where: $1/T_{S} = F_{SW}$ = switching frequency

One must also ensure that the minimum current limit (2.1A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (I_{LPK}) in the inductor is calculated by:

or

$$IL_{pk} = I_{IN} + \Delta I_{L}$$

$$IL_{pk} = I_{OUT} / D' + \Delta I_{L}$$

When selecting an inductor, make sure that it is capable of supporting the peak input current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum input current. For example, if the designed maximum input current is 1.5A and the peak current is 1.75A, then the inductor should be specified with a saturation current limit of >1.75A. There is no need to specify the saturation or peak current of the inductor at the 3A typical switch current limit.

Because of the operating frequency of the LMR62421, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite-based inductors is huge. Lastly, inductors with lower series resistance (DCR) will provide better operating efficiency. For recommended inductors see Example Circuits.

INPUT CAPACITOR

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). The recommended input capacitance is 10 μ F to 44 μ F depending on the application. The capacitor manufacturer specifically states the input voltage rating. Make sure to check any recommended deratings and also verify if there is any

significant change in capacitance at the operating input voltage and the operating temperature. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. At the operating frequencies of the LMR62421, certain capacitors may have an ESL so large that the resulting impedance (2π fL) will be higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended. Multilayer ceramic capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R dielectrics. Consult capacitor varies over operating conditions.

OUTPUT CAPACITOR

The LMR62421 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output impedance will therefore determine the maximum voltage perturbation. The output ripple of the converter is a function of the capacitor's reactance and its equivalent series resistance (ESR):

$$\Delta V_{OUT} = \Delta I_{L} \times R_{ESR} + \left(\frac{V_{OUT} \times D}{2 \times F_{SW} \times R_{Load} \times C_{OUT}}\right)$$

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action.

Given the availability and quality of MLCCs and the expected output voltage of designs using the LMR62421, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum at 4.7 μ F of output capacitance. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R. Again, verify actual capacitance at the desired operating voltage and temperature.

SETTING THE OUTPUT VOLTAGE

The output voltage is set using the following equation where R1 is connected between the FB pin and GND, and R2 is connected between V_{OUT} and the FB pin.



FIGURE 5. Setting Vout

A good value for R1 is $10k\Omega$.

$$R_2 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_1$$

COMPENSATION

The LMR62421 uses constant frequency peak current mode control. This mode of control allows for a simple external compensation scheme that can be optimized for each application. A complicated mathematical analysis can be completed to fully explain the LMR62421's internal & external compensation, but for simplicity, a graphical approach with simple equations will be used. Below is a Gain & Phase plot of a LMR62421 that produces a 12V output from a 5V input voltage. The Bode plot shows the total loop Gain & Phase without external compensation.



FIGURE 6. LMR62421 Without External Compensation

One can see that the Crossover frequency is fine, but the phase margin at 0dB is very low (22°). A zero can be placed just above the crossover frequency so that the phase margin will be bumped up to a minimum of 45°. Below is the same application with a zero added at 8 kHz.







FIGURE 8. Setting External Pole-Zero

$$F_{ZERO-CF} = \frac{1}{2\pi (R_2 \times C_3)}$$

There is an associated pole with the zero that was created in the above equation.

$$F_{\text{POLE-CF}} = \frac{1}{2\pi((R_1 \| R_2) \times C_3)}$$

It is always higher in frequency than the zero.

A right-half plane zero (RHPZ) is inherent to all boost converters. One must remember that the gain associated with a right-half plane zero increases at 20dB per decade, but the phase decreases by 45° per decade. For most applications there is little concern with the RHPZ due to the fact that the frequency at which it shows up is well beyond crossover, and has little to no effect on loop stability. One must be concerned with this condition for large inductor values and high output currents.

$$RHP_{ZERO} = \frac{(D')^2 R_{Load}}{2\pi x L}$$

There are miscellaneous poles and zeros associated with parasitics internal to the LMR62421, external components, and the PCB. They are located well over the crossover frequency, and for simplicity are not discussed.

PCB Layout Considerations

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing a Boost Converter layout is the close coupling of the GND connections of the C_{OUT} capacitor and the LMR62421 PGND pin. The GND ends should be close to one another and be connected to the GND plane with at least two through-holes. There should be a continuous ground plane on the bottom layer of a two-layer board. The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the AGND of R1 placed as close as possible to the GND (pin 5 for the LLP) of the IC. The V_{OUT} trace to R2 should be routed away from the inductor and any other traces that are switching. High AC currents flow through the $V_{\text{IN}},\,\text{SW}$ and V_{OUT} traces, so they should be as

FIGURE 7. LMR62421 With External Compensation

The simplest method to determine the compensation component value is as follows.

Set the output voltage with the following equation.

$$R_2 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_1$$

Where R1 is the bottom resistor and R2 is the resistor tied to the output voltage. The next step is to calculate the value of C3. The internal compensation has been designed so that when a zero is added between 5 kHz & 10 kHz the converter will have good transient response with plenty of phase margin for all input & output voltage combinations.

$$F_{ZERO-CF} = \frac{1}{2\pi (R_2 \times C_f)} = 5 \text{ kHz} \rightarrow 10 \text{ kHz}$$

Lower output voltages will have the zero set closer to 10 kHz, and higher output voltages will usually have the zero set closer to 5 kHz. It is always recommended to obtain a Gain/Phase plot for your actual application. One could refer to the Typical applications section to obtain examples of working applications and the associated component values.

Pole @ origin due to internal gm amplifier:

Pole due to output load and capacitor:

$$F_{P-RC} = \frac{1}{2\pi(R_{load}C_{OUT})}$$

This equation only determines the frequency of the pole for perfect current mode control (CMC). I.e, it doesn't take into account the additional internal artificial ramp that is added to the current signal for stability reasons. By adding artificial ramp, you begin to move away from CMC to voltage mode control (VMC). The artifact is that the pole due to the output load and output capacitor will actually be slightly higher in frequency than calculated. In this example it is calculated at 650 Hz, but in reality it is around 1 kHz.

The zero created with capacitor C3 & resistor R2:

short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor. The remaining components should also be placed as close as possible to the IC. Please see Application Note AN-1229 for further considerations and the LMR62421 demo board as an example of a good layout.

SEPIC Converter

The LMR62421 can easily be converted into a SEPIC converter. A SEPIC converter has the ability to regulate an output voltage that is either larger or smaller in magnitude than the input voltage. Other converters have this ability as well (CUK and Buck-Boost), but usually create an output voltage that is opposite in polarity to the input voltage. This topology is a perfect fit for Lithium Ion battery applications where the input voltage for a single cell Li-Ion battery will vary between 3V & 4.5V and the output voltage is somewhere in between. Most of the analysis of the LMR62421 Boost Converter is applicable to the LMR62421 SEPIC Converter.

SEPIC Design Guide:

SEPIC Conversion ratio without loss elements:

$$\frac{V_{o}}{V_{IN}} = \frac{D}{D'}$$

Therefore:

$$D = \frac{V_0}{V_0 + V_{IN}}$$

Small ripple approximation:

In a well-designed SEPIC converter, the output voltage, and input voltage ripple, the inductor ripple and is small in comparison to the DC magnitude. Therefore it is a safe approximation to assume a DC value for these components. The main objective of the Steady State Analysis is to determine the steady state duty-cycle, voltage and current stresses on all components, and proper values for all components.

In a steady-state converter, the net volt-seconds across an inductor after one cycle will equal zero. Also, the charge into a capacitor will equal the charge out of a capacitor in one cycle.

Therefore:

$$I_{L2} = \left(\frac{D}{D'}\right) x I_{L1}$$

and

$$\mathbf{I}_{L1} = \left(\frac{\mathbf{D}}{\mathbf{D}'}\right) \mathbf{X} \left(\frac{\mathbf{V}_{\mathbf{O}}}{\mathbf{R}}\right)$$

Substituting \mathbf{I}_{L1} into \mathbf{I}_{L2}

$$I_{L2} = \frac{V_0}{R}$$

The average inductor current of L2 is the average output load.



FIGURE 9. Inductor Volt-Sec Balance Waveform

Applying Charge balance on C1:

$$V_{C1} = \frac{D'(V_o)}{D}$$

Since there are no DC voltages across either inductor, and capacitor C6 is connected to Vin through L1 at one end, or to ground through L2 on the other end, we can say that

$$V_{C1} = V_{IN}$$

Therefore:

$$V_{\rm IN} = \frac{D'(V_{\rm o})}{D}$$

This verifies the original conversion ratio equation.

It is important to remember that the internal switch current is equal to I_{L1} and I_{L2} . During the D interval. Design the converter so that the minimum guaranteed peak switch current limit (2.1A) is not exceeded.



FIGURE 10. SEPIC CONVERTER Schematic

Steady State Analysis with Loss Elements



Therefore:

$$\eta = \left(\frac{1}{\left(1 + \frac{V_{D}}{V_{O}} + \frac{R_{L2}}{R}\right) + \left(\frac{D}{D^{2}}\right)\left(\frac{R_{ON}}{R}\right) + \left(\frac{D^{2}}{D^{2}}\right)\left(\frac{R_{L1}}{R}\right)}\right)$$

One can see that all variables are known except for the duty cycle (D). A quadratic equation is needed to solve for D. A

and

$$\mathbf{I}_{L1} = \left(\frac{\mathbf{V}_{\mathsf{O}}}{\mathsf{R}}\right) \mathbf{X} \left(\frac{\mathsf{D}}{\mathsf{D}'}\right)$$

less accurate method of determining the duty cycle is to assume efficiency, and calculate the duty cycle.

$$\frac{V_O}{V_{IN}} = \left(\frac{D}{1 - D}\right) x \eta$$

$$\mathsf{D} = \left(\frac{\mathsf{V}_{\mathsf{O}}}{(\mathsf{V}_{\mathsf{IN}} \times \eta) + \mathsf{V}_{\mathsf{O}}}\right)$$

Vin	2.7V	Vin	3.3V	Vin	5V
Vo	3.1V	Vo	3.1V	Vo	3.1V
lin	770 mA	lin	600 mA	lin	375 mA
lo	500 mA	lo	500 mA	lo	500 mA
η	75%	η	80%	η	83%

Efficiencies for Typical SEPIC Application

SEPIC Converter PCB Layout

The layout guidelines described for the LMR62421 Boost-Converter are applicable to the SEPIC Converter. Below is a proper PCB layout for a SEPIC Converter.



30167272

FIGURE 11. SEPIC PCB Layout

LLP Package

The LMR62421 packaged in the 6-pin LLP:



FIGURE 12. Internal LLP Connection

For certain high power applications, the PCB land may be modified to a "dog bone" shape (see Figure 19). Increasing the size of ground plane, and adding thermal vias can reduce the $\rm R_{\theta JA}$ for the application.







LMR62421 Design Example 3



Vin = 3.3V, Vout = 20V @ 100 mA

30167279

LMR62421 SEPIC Design Example 4



Vin = 2.7V - 5V, Vout = 3.3V @ 500mA



Notes

TI/NATIONAL INTERIM IMPORTANT NOTICE

Texas Instruments has purchased National Semiconductor. As of Monday, September 26th, and until further notice, products sold or advertised under the National Semiconductor name or logo, and information, support and interactions concerning such products, remain subject to the preexisting National Semiconductor standard terms and conditions of sale, terms of use of website, and Notices (and/or terms previously agreed in writing with National Semiconductor, where applicable) and are not subject to any differing terms and notices applicable to other TI components, sales or websites. To the extent information on official TI and National websites and business social networking media, etc., pertains to both TI and National-branded products, both companies' instructions, warnings and limitations in the above-referenced terms of use apply.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Appl	ications		
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications		
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers		
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics- defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf	TI E2E Community Home Page	e2e.ti.com		
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265					

Copyright© 2011 Texas Instruments Incorporated

www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated