

Sample &

Buv



## LMP91002

SNIS163B-APRIL 2012-REVISED OCTOBER 2015

LMP91002 Sensor AFE System: Configurable AFE Potentiostat for Low-Power Chemical **Sensing Applications** 

Technical

Documents

#### Features 1

- Typical Values,  $T_A = 25^{\circ}C$
- Supply Voltage 2.7 V to 3.6 V
- Supply Current (Average Over Time) < 10 µA
- Cell Conditioning Current Up to 10 mA
- Reference Electrode Bias Current (85°C) 900-pA (Maximum)
- Output Drive Current 750 µA
- Complete Potentiostat Circuit to Interface to Most Not Biased Gas Sensors
- Low Bias Voltage Drift
- Programmable TIA Gain 2.75 kΩ to 350 kΩ
- I<sup>2</sup>C-Compatible Digital Interface
- Ambient Operating Temperature -40°C to 85°C
- Package 14-pin WSON
- Supported by Webench Sensor AFE Designer

#### Applications 2

- Gas Detectors
- Amperometric Applications
- **Electrochemical Blood Glucose Meters**

## 3 Description

Tools &

Software

The LMP91002 device is a programmable Analog Front End (AFE) for use in micro-power electrochemical-sensing applications. It provides a complete signal path solution between a not biased gas sensor and a microcontroller generating an output voltage proportional to the cell current.

Support &

Community

**.**...

The LMP91002's programmability enables it support not biased electro-chemical gas sensor with a single design. The LMP91002 supports gas sensitivities over a range of 0.5 nA/ppm to 9500 nA/ppm. It also allows for an easy conversion of current ranges from 5 µA to 750 µA full scale. The LMP91002's transimpedance amplifier (TIA) gain is programmable through the  $l^2C$  interface. The  $l^2C$  interface can also be used for sensor diagnostics. The LMP91002 is optimized for micro-power applications and operates over a voltage range of 2.7 V to 3.6 V. The total current consumption can be less than 10 µA. Further power savings are possible by switching off the TIA amplifier and shorting the reference electrode to the working electrode with an internal switch.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMP91002	WSON (14)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## **Typical Application**



2

# **Table of Contents**

2       Applications       1         3       Description       1         4       Revision History       2         5       Pin Configuration and Functions       3         6       Specifications       4         6.1       Absolute Maximum Ratings       4         6.2       ESD Ratings       4         6.3       Recommended Operating Conditions       4         6.4       Thermal Information       4         6.5       Electrical Characteristics       5         6.6       I <sup>2</sup> C Interface       6         6.7       Timing Characteristics       7         6.8       Typical Characteristics       8         7       Detailed Description       10         7.1       Overview       10         7.2       Functional Block Diagram       10	1	Feat	ures 1
4       Revision History	2	Арр	lications 1
5       Pin Configuration and Functions       3         6       Specifications       4         6.1       Absolute Maximum Ratings       4         6.2       ESD Ratings       4         6.3       Recommended Operating Conditions       4         6.4       Thermal Information       4         6.5       Electrical Characteristics       5         6.6       I <sup>2</sup> C Interface       6         6.7       Timing Characteristics       7         6.8       Typical Characteristics       8         7       Detailed Description       10         7.1       Overview       10	3	Des	cription 1
6         Specifications	4	Rev	ision History 2
6.1       Absolute Maximum Ratings       4         6.2       ESD Ratings       4         6.3       Recommended Operating Conditions       4         6.4       Thermal Information       4         6.5       Electrical Characteristics       5         6.6       I <sup>2</sup> C Interface       6         6.7       Timing Characteristics       7         6.8       Typical Characteristics       8         7       Detailed Description       10         7.1       Overview       10	5	Pin	Configuration and Functions 3
6.2       ESD Ratings	6	Spe	cifications 4
6.3       Recommended Operating Conditions       4         6.4       Thermal Information       4         6.5       Electrical Characteristics       5         6.6       I <sup>2</sup> C Interface       6         6.7       Timing Characteristics       7         6.8       Typical Characteristics       8         7       Detailed Description       10         7.1       Overview       10			
6.4       Thermal Information       4         6.5       Electrical Characteristics       5         6.6       I <sup>2</sup> C Interface       6         6.7       Timing Characteristics       7         6.8       Typical Characteristics       8         7       Detailed Description       10         7.1       Overview       10		6.2	ESD Ratings 4
6.5         Electrical Characteristics		6.3	Recommended Operating Conditions 4
6.6         I <sup>2</sup> C Interface         6           6.7         Timing Characteristics         7           6.8         Typical Characteristics         8           7         Detailed Description         10           7.1         Overview         10		6.4	Thermal Information 4
6.7       Timing Characteristics       7         6.8       Typical Characteristics       8         7       Detailed Description       10         7.1       Overview       10		6.5	Electrical Characteristics5
6.8       Typical Characteristics       8         7       Detailed Description       10         7.1       Overview       10		6.6	I <sup>2</sup> C Interface 6
7 Detailed Description         10           7.1         Overview         10		6.7	Timing Characteristics7
7.1 Overview 10		6.8	Typical Characteristics 8
7.1 Overview 10	7	Deta	ailed Description 10
7.2 Functional Block Diagram 10		7.1	Overview 10
		7.2	Functional Block Diagram 10
7.3 Feature Description		7.3	Feature Description 10

	7.4	Device Functional Modes	. 12
	7.5	Programming	12
	7.6	Register Maps	. 14
8	App	lication and Implementation	17
	8.1	Application Information	. 17
	8.2	Typical Application	. 19
9	Pow	er Supply Recommendations	22
	9.1	Power Consumption	22
10	Laye	out	22
	10.1	Layout Guidelines	22
	10.2	Layout Example	23
11	Dev	ice and Documentation Support	25
	11.1	Community Resources	25
	11.2	Trademarks	25
	11.3	Electrostatic Discharge Caution	. 25
	11.4	Glossary	25
12	Мес	hanical, Packaging, and Orderable	
	Infor	mation	25

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	changes from Revision A (March 2013) to Revision B	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
С	changes from Original (March 2013) to Revision A	Page
•	Changed layout of National Data Sheet to TI format	18

www.ti.com



#### LMP91002 SNIS163B – APRIL 2012 – REVISED OCTOBER 2015

# 5 Pin Configuration and Functions



## Pin Functions<sup>(1)</sup>

PIN		I/O	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
1	DGND	G	Connect to ground		
2	MENB	D	Module Enable. Active Low		
3	SCL	D	I <sup>2</sup> C Clock		
4	SDA	D	I <sup>2</sup> C Data		
5	NC	—	Do not connect. Not internally connected		
6	VDD	Р	Voltage supply		
7	AGND	GND	Analog GND		
8	VOUT	А	Analog voltage representing sensor output		
9	C2	А	Optional External component node 2 for TIA (filter capacitor or gain resistor)		
10	C1	А	Optional External component node 1 for TIA (filter capacitor or gain resistor)		
11	VREF	А	External Reference voltage input		
12	WE	А	Working Electrode of the sensor.		
13	RE	А	Reference Electrode of the sensor.		
14	CE	А	Counter Electrode of the sensor.		
_	DAP	GND	Die attached pad. Connect to GND.		

(1) A = analog, D = digital, P = power, G = GND

## 6 Specifications

## 6.1 Absolute Maximum Ratings

See (1)(2)(3)

	MIN	MAX	UNIT
Voltage between any two pins		6	V
Current through VDD or VSS		50	mA
Current sunk and sourced by CE pin		10	mA
Current out of other pins <sup>(4)</sup>		5	mA
Junction temperature <sup>(5)</sup>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) For soldering specifications, see SNOA549.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(4) All non-power pins of this device are protected against ESD by snapback devices. Voltage at such pins will rise beyond absmax if current is forced into pin.

(5) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>DMAX</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>)/ θ<sub>JA</sub> All numbers apply for packages soldered directly onto a PCB.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)(2)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(3)</sup>	±1000	V
		Machine Model (MM)	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field, Jaduced Charge Davise Model, applicable std. JESD22 (2010) C (ESD EICDM std. of JEDEC)

JEDEC) Field- Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Supply voltage V <sub>S</sub> = (VDD - AGND)	2.7	3.6	V
Temperature <sup>(1)</sup>	-40	85	°C

 The maximum power dissipation is a function of T<sub>J(MAX)</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>DMAX</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>)/ θ<sub>JA</sub> All numbers apply for packages soldered directly onto a PCB.

## 6.4 Thermal Information

	LMP91002	
THERMAL METRIC <sup>(1)</sup>	NHL (WSON)	UNIT
	14 PINS	
R <sub>0JA</sub> Junction-to-ambient thermal resistance <sup>(2)</sup>	44	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>DMAX</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>)/ θ<sub>JA</sub> All numbers apply for packages soldered directly onto a PCB.



#### 6.5 Electrical Characteristics

Unless otherwise specified, all limits ensured for  $T_A = 25^{\circ}C$ ,  $V_S = (V_{DD} - AGND)$ ,  $V_S = 3.3 \text{ V}$  and AGND = DGND = 0 V,  $V_{REF} = 2.5 \text{ V}$ , Internal Zero = 20%  $V_{REF}$ .<sup>(1)</sup>

	PARAMETER	TEST CO	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
POWER SI	JPPLY SPECIFICATION			· · · · · · · · · · · · · · · · · · ·			
		3-lead amperometric cell	T <sub>A</sub> = 25°C		10	13.5	
I <sub>S</sub>		mode MODECN = 0x03	At the temperature extremes			15	
		Standby mode	T <sub>A</sub> = 25°C		6.5	8	
	Supply current	MODECN = 0x02	At the temperature extremes			10	μA
		Deep sleep mode	T <sub>A</sub> = 25°C		0.6	0.85	
		MODECN = 0x00	At the temperature extremes			1	
POTENTIO	STAT						
		VDD = 2.7 V;	T <sub>A</sub> = 25°C	-90		90	
I <sub>RE</sub>	Input bias current at RE pin	Internal zero 50% VDD	At the temperature extremes	-800		800	<b>n</b> /
			T <sub>A</sub> = 25°C	-90		90	pА
		Internal zero 50% VDD	VDD = 3.6 V; Internal zero 50% VDD	At the temperature extremes	-900		900
	Minimum operating current	Sink			750		μA
l	capability	Source			750		μΑ
I <sub>CE</sub>	Minimum charging	Sink			10		mA
	capability <sup>(4)</sup>	Source			10		ШA
	Open-loop voltage gain of	300 mV ≤ VCE ≤	T <sub>A</sub> = 25°C		120		
AOL_A1	control loop operational amplifier (A1)	Vs – 300 mV, –750 μA ≤ ICE ≤ 750 μA	At the temperature extremes	104			dB
en_RW	Low frequency integrated noise between RE pin and WE pin	0.1 Hz to 10 Hz <sup>(5)</sup>			3.4		µVpp
		0% VREF, internal zero = 2 at the temperature extreme	,	-550	550		
V <sub>OS_RW</sub>	WE voltage offset referred to RE	0% VREF, internal zero = 50% VREF, at the temperature extremes		-550		550	μV
		0% VREF, internal zero = 67% VREF, at the temperature extremes		-550		550	
	WE voltage offset drift	0% VREF, internal zero = 2	20% VREF	-4		4	
TcV <sub>OS_RW</sub>	referred to RE from -40°C to	0% VREF, internal zero =	50% VREF	-4		4	µV/°C
	85°C <sup>(6)</sup>	0% VREF, internal zero =	67% VREF	-4		4	

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (4) At such currents no accuracy of the output voltage can be expected.
- (5) This parameter includes both A1 and TIA's noise contribution.
- (6) Offset voltage temperature drift is determined by dividing the change in VOS at the temperature extremes by the total temperature change. Starting from the measured voltage offset at temperature T1 (V<sub>OS\_RW</sub>(T1)), the voltage offset at temperature T2 (V<sub>OS\_RW</sub>(T2)) is calculated according the following formula: V<sub>OS\_RW</sub>(T2)=V<sub>OS\_RW</sub>(T1)+ABS(T2-T1)\* TcV<sub>OS\_RW</sub>.

Copyright © 2012–2015, Texas Instruments Incorporated

## **Electrical Characteristics (continued)**

Unless otherwise specified, all limits ensured for  $T_A = 25^{\circ}C$ ,  $V_S = (V_{DD} - AGND)$ ,  $V_S = 3.3 \text{ V}$  and AGND = DGND = 0 V,  $V_{REF} = 2.5 \text{ V}$ , Internal Zero = 20%  $V_{REF}$ .<sup>(1)</sup>

	PARAMETER	TEST	CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
	Transimpedance gain accuracy				5%		
	Linearity				±0.05%		
TIA_GAIN	Programmable TIA gains	7 programmable gain res	istors		2.75 3.5 7 14 35 120 350		kΩ
		Maximum external gain r	esistor		350		
		3 programmable percentages of VREF			20% 50% 67%		
TIA_ZV	Internal zero voltage	3 programmable percentages of VDD					
	Internal zero voltage accuracy				±0.04%		
	Load resistor				10		Ω
RL	Load accuracy				5%		
			Internal zero 20% VREF	80	110		
PSRR	Power supply rejection ratio at RE pin	2.7 V ≤ VDD ≤ 5.25 V	Internal zero 50% VREF	80	110		dB
			Internal zero 67% VREF	80	110		
EXTERNA	L REFERENCE SPECIFICATIO	ON <sup>(7)</sup>					
VREF	External voltage reference range			1.5		VDD	V
	Input impedance				10		MΩ

(7) In case of external reference connected, the noise of the reference has to be added.

## 6.6 I<sup>2</sup>C Interface

Unless otherwise specified, all limits ensured for at  $T_A = 25^{\circ}$ C,  $V_S = (VDD - AGND)$ , 2.7 V <V<sub>S</sub>< 3.6 V and AGND = DGND = 0 V, VREF = 2.5 V.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
VIH	Input High Voltage	At the temperature extremes	0.7*VDD			V
V <sub>IL</sub>	Input Low Voltage	At the temperature extremes			0.3*VDD	V
V <sub>OL</sub>	Output Low Voltage	$I_{OUT} = 3 \text{ mA}$ , at the temperature extremes			0.4	V
	Hysteresis <sup>(4)</sup>	At the temperature extremes	0.1*VDD			V
C <sub>IN</sub>	Input Capacitance on all digital pins	At the temperature extremes		0.5		pF

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) This parameter is specified by design or characterization.

## 6.7 Timing Characteristics

Unless otherwise specified, all limits ensured for  $T_A = 25^{\circ}$ C,  $V_S = (VDD - AGND)$ ,  $V_S = 3.3$  V and AGND = DGND = 0 V, VREF = 2.5 V, Internal Zero= 20% VREF. All limits apply at the temperature extremes. Refer to timing diagram in Figure 1<sup>(1)</sup>.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCL</sub>	Clock Frequency	At the temperature extremes	10		100	kHz
t <sub>LOW</sub>	Clock Low Time	At the temperature extremes	4.7			μs
t <sub>HIGH</sub>	Clock High Time	At the temperature extremes	4			μs
t <sub>HD;STA</sub>	Data valid	After this period, the first clock pulse is generated at the temperature extremes	4			μs
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	At the temperature extremes	4.7			μs
t <sub>HD;DAT</sub>	Data hold time <sup>(2)</sup>	At the temperature extremes	0			ns
t <sub>SU;DAT</sub>	Data Set-up time	At the temperature extremes	250			ns
t <sub>f</sub>	SDA fall time <sup>(3)</sup>	IL $\leq$ 3 mA, CL $\leq$ 400 pF, at the temperature extremes			250	ns
t <sub>su;sтo</sub>	Set-up time for STOP condition	At the temperature extremes	4			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	At the temperature extremes	4.7			μs
t <sub>VD;DAT</sub>	Data valid time	At the temperature extremes			3.45	μs
t <sub>VD;ACK</sub>	Data valid acknowledge time	At the temperature extremes			3.45	μs
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter <sup>(3)</sup>	At the temperature extremes			50	ns
t_timeout	SCL and SDA Timeout	At the temperature extremes	25		100	ms
t <sub>EN;START</sub>	I <sup>2</sup> C Interface Enabling	At the temperature extremes	600			ns
t <sub>EN;STOP</sub>	I <sup>2</sup> C Interface Disabling	At the temperature extremes	600			ns
t <sub>EN;HIGH</sub>	time between consecutive I <sup>2</sup> C interface enabling and disabling	At the temperature extremes	600			ns

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) LMP91002 provides an internal 300ns minimum hold time to bridge the undefined region of the falling edge of SCL.

(3) This parameter is specified by design or characterization.



Figure 1. I<sup>2</sup>C Interface Timing Diagram

LMP91002

SNIS163B-APRIL 2012-REVISED OCTOBER 2015

www.ti.com

**ISTRUMENTS** 

EXAS

## 6.8 Typical Characteristics

Unless otherwise specified,  $T_A = 25^{\circ}C$ ,  $V_S = (VDD - AGND)$ , 2.7 V  $<V_S < 3.6$  V and AGND = DGND = 0 V, VREF = 2.5 V.





## **Typical Characteristics (continued)**

Unless otherwise specified,  $T_A = 25^{\circ}$ C,  $V_S = (VDD - AGND)$ , 2.7 V <V<sub>S</sub>< 3.6 V and AGND = DGND = 0 V, VREF = 2.5 V.





## 7 Detailed Description

## 7.1 Overview

The LMP91002 is a programmable AFE for use in micropower chemical sensing applications. The LMP91002 is designed for 3-lead non-biased gas sensors and for 2 leads galvanic cell. This device provides all of the functionality for detecting changes in gas concentration based on a delta current at the working electrode. The LMP91002 generates an output voltage proportional to the cell current. Transimpedance gain is user programmable through an I<sup>2</sup>C compatible interface from  $2.75k\Omega$  to  $350k\Omega$  making it easy to convert current ranges from 5µA to 750µA full scale. Optimized for micro-power applications, the LMP91002 AFE works over a voltage range of 2.7V to 3.6 V. The cell voltage is user selectable using the on board programmability. In addition, it is possible to connect an external transimpedance gain resistor. Depending on the configuration, total current consumption for the device can be less than 10µA. For power savings, the transimpedance amplifier can be turned off and instead a load impedance equivalent to the TIA's inputs impedance is switched in.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Potentiostat Circuitry

The core of the LMP91002 is a potentiostat circuit. It consists of a differential input amplifier used to compare the potential between the working and reference electrodes to a zero bias potential. The error signal is amplified and applied to the counter electrode (through the **Control Amplifier - A1**). Any changes in the impedance between the working and reference electrodes will cause a change in the voltage applied to the counter electrode, in order to maintain the constant voltage between working and reference electrodes. A **Transimpedance Amplifier** connected to the working electrode, is used to provide an output voltage that is proportional to the cell current. The working electrode is held at virtual ground (**Internal ground**) by the transimpedance amplifier. The potentiostat will compare the reference voltage to the desired bias potential and adjust the voltage at the counter electrode to maintain the proper working-to-reference voltage.

## 7.3.2 Transimpedance Amplifier

The transimpedance amplifier (TIA in *Functional Block Diagram*) has 7 programmable internal gain resistors. This accommodates the full scale ranges of most existing sensors. Moreover an external gain resistor can be connected to the LMP91002 between C1 and C2 pins. The gain is set through the I<sup>2</sup>C interface.



#### Feature Description (continued)

#### 7.3.3 Control Amplifier

The control amplifier (A1 op amp in *Functional Block Diagram*) provides initial charge to the sensor. A1 has the capability to drive up to 10mA into the sensor in order to to provide a fast initial conditioning. A1 is able to sink and source current according to the connected gas sensor (reducing or oxidizing gas sensor). It can be powered down to reduce system power consumption. However powering down A1 is not recommended, as it may take a long time for the sensor to recover from this situation.

### 7.3.4 Internal Zero

The internal Zero is the voltage at the non-inverting pin of the TIA. The internal zero can be programmed to be either 67%, 50% or 20%, of the supply, or the external reference voltage. This provides both sufficient headroom for the counter electrode of the sensor to swing, in case of sudden changes in the gas concentration, and best use of the ADC's full scale input range.

The Internal zero is provided through an internal voltage divider (Vref divider box in *Functional Block Diagram*). The divider is programmed through the I<sup>2</sup>C interface.

#### 7.3.5 2-Lead Galvanic Cell in Potentiostat Configuration

When the LMP91002 is interfaced to a galvanic cell (for instance to an Oxygen gas sensor) referred to a reference, the Counter and the Reference pin of the LMP91002 are shorted together and connected to negative electrode of the galvanic cell. The positive electrode of the galvanic cell is then connected to the Working pin of the LMP91002.

The LMP91002 is then configured in 3-lead amperometric cell mode (as for amperometric cell). In this configuration the Control Amplifier (A1) is ON and provides the internal zero voltage. The transimpedance amplifier (TIA) is also ON, it converts the current generated by the gas sensor in a voltage, according to the transimpedance gain:

#### Gain= R<sub>TIA</sub>

If different gains are required, an external resistor can be connected between the pins C1 and C2. In this case the internal feedback resistor should be programmed to "external".



Figure 12. Two-Lead Sensor Connections



## 7.4 Device Functional Modes

#### 7.4.1 Timeout Feature

The timeout is a safety feature to avoid bus lockup situation. If SCL is stuck low for a time exceeding t\_timeout, the LMP91002 will automatically reset its I<sup>2</sup>C interface. Also, in the case the LMP91002 hangs the SDA for a time exceeding t\_timeout, the LMP91002's I<sup>2</sup>C interface will be reset so that the SDA line will be released. Since the SDA is an open-drain with an external resistor pull-up, this also avoids high power consumption when LMP91002 is driving the bus and the SCL is stopped.

## 7.5 Programming

## 7.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C compatible interface operates in Standard mode (100kHz). Pull-up resistors or current sources are required on the SCL and SDA pins to pull them high when they are not being driven low. A logic zero is transmitted by driving the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pull-up resistor values will depend upon the total bus capacitance and operating speed. The LMP91002 comes with a 7 bit bus fixed address: 1001 000.

#### 7.5.2 Write and Read Operation

In order to start any read or write operation with the LMP91002, MENB needs to be set low during the whole communication. Then the master generates a start condition by driving SDA from high to low while SCL is high. The start condition is always followed by a 7-bit slave address and a Read/Write bit. After these 8 bits have been transmitted by the master, SDA is released by the master and the LMP91002 either ACKs or NACKs the address. If the slave address matches, the LMP91002 ACKs the master. If the address doesn't match, the LMP91002 NACKs the master. For a write operation, the master follows the ACK by sending the 8-bit register address pointer. Then the LMP91002 ACKs the transfer by driving SDA low. Next, the master sends the 8-bit data to the LMP91002. Then the LMP91002 ACKs the transfer by driving SDA low. At this point the master should generate a stop condition and optionally set the MENB at logic high level (refer to Figure 15).

A read operation requires the LMP91002 address pointer to be set first, also in this case the master needs setting at low logic level the MENB, then the master needs to write to the device and set the address pointer before reading from the desired register. This type of read requires a start, the slave address, a write bit, the address pointer, a Repeated Start (if appropriate), the slave address, and a read bit (refer to Figure 15). Following this sequence, the LMP91002 sends out the 8-bit data of the register.

When just one LMP91002 is present on the I<sup>2</sup>C bus the MENB can be tied to ground (low logic level).



Figure 13. (a) Register Write Transaction



LMP91002 SNIS163B – APRIL 2012 – REVISED OCTOBER 2015

## Programming (continued)



Figure 15. READ and WRITE Transaction

## 7.5.3 Connection of More Than One LMP91002 to the I<sup>2</sup>C Bus

The LMP91002 comes out with a unique and fixed I<sup>2</sup>C slave address. It is still possible to connect more than one LMP91002 to an I<sup>2</sup>C bus and select each device using the MENB pin. The MENB simply enables/disables the I<sup>2</sup>C communication of the LMP91002. When the MENB is at logic level low all the I<sup>2</sup>C communication is enabled, it is disabled when MENB is at high logic level.

In a system based on a  $\mu$ controller and more than one LMP91002 connected to the I<sup>2</sup>C bus, the I<sup>2</sup>C lines (SDA and SCL) are shared, while the MENB of each LMP91002 is connected to a dedicate GPIO port of the  $\mu$ controller.

The µcontroller starts communication asserting one out of N MENB signals where N is the total number of LMP91002s connected to the  $l^2C$  bus. Only the enabled device will acknowledge the  $l^2C$  commands. After finishing communicating with this particular LMP91002, the microcontroller de-asserts the corresponding MENB and repeats the procedure for other LMP91002s. Figure 16 shows the typical connection when more than one LMP91002 is connected to the  $l^2C$  bus.





LMP91002 SNIS163B – APRIL 2012 – REVISED OCTOBER 2015

www.ti.com

## 7.6 Register Maps

The registers are used to configure the LMP91002.

If writing to a reserved bit, user must write only 0. Readback value is unspecified and should be discarded.

			• .		
Offset	Name	Power on Default	Access <sup>(1)</sup>	Lockable?	Section
00h	STATUS	0x00	Read only	Ν	Go
01h	LOCK	0x01	R/W	Ν	Go
02h through 09h	RESERVED				
10h	TIACN	0x03	R/W	Y	Go
11h	REFCN	0x20	R/W	Y	Go
12h	MODECN	0x00	R/W	Ν	Go
13h through FFh	RESERVED				

Table 1. Register Map

(1) LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 7.6.1 STATUS Register (Offset = 00h)

Status Register. The status bit is an indication of the LMP91002's power-on status. If its readback is "0", the LMP91002 is not ready to accept other I<sup>2</sup>C commands.

## Figure 17. STATUS Register

7	6	5	4	3	2	1	0
Reserved						STATUS	
R						R	

## Table 2. STATUS Register Field Descriptions

Bit	Name	Function
7-1	RESERVED	
0	STATUS	Status of Device 0h = Not Ready (default) 1h = Ready

## 7.6.2 LOCK Register (Offset = 01h)

Protection Register. The lock bit enables and disables the writing of the TIACN and the REFCN registers. To change the content of the TIACN and the REFCN registers, the lock bit must be set to "0".

#### Figure 18. LOCK Register

7	6	5	4	3	2	1	0
Reserved						LOCK	
							R/W

### Table 3. LOCK Register Field Descriptions

Bit	Name	Function
7-1	RESERVED	
0	LOCK	Write protection 0h = Registers 0x10, 0x11 in write mode 1h = Registers 0x10, 0x11 in read only mode (default)



#### 7.6.3 TIACN Register (Offset = 10h)

TIA Control Register. The parameters in the TIA control register allow the configuration of the transimpedance gain ( $R_{TIA}$ ).

			<b>J</b>	J			
7	6	5	4	3	2	1	0
Reserved		TIA_GAIN			Reserved		

## Figure 19. TIACN Register

Bit	Name	Function
7-5	RESERVED	RESERVED
4-2	TIA_GAIN	TIA feedback resistance selection 000h = External resistance (default) $001h = 2.75 \text{ k}\Omega$ $010h = 3.5 \text{ k}\Omega$ $011h = 7 \text{ k}\Omega$ $100h = 14 \text{ k}\Omega$ $101h = 35 \text{ k}\Omega$ $110h = 120 \text{ k}\Omega$ $111h = 350 \text{ k}\Omega$
1-0	RESERVED	RESERVED

### 7.6.4 REFCN Register (Offset = 11h)

Reference Control Register. The parameters in the Reference control register allow the configuration of the Internal zero, and reference source. When the reference source is external, the reference is provided by a reference voltage connected to the VREF pin. In this condition the internal zero is defined as a percentage of VREF voltage instead of the supply voltage.

#### Figure 20. REFCN Register

7	6	5	4	3	2	1	0
REF_SOURCE	IN	T_Z	Reserved		DIAGN	OSTIC	

#### Table 5. REFCN Register Field Descriptions

BIT	NAME	FUNCTION
7	REF_SOURCE	Reference voltage source selection 0h = Internal (default) 1h = external
6-5	INT_Z	Internal zero selection (Percentage of the source reference) 00h = 20% 01h = 50% (default) 10h = 67%
4	RESERVED	RESERVED
3-0	DIAGNOSTIC	Diagnostic step (Percentage of the source reference) 0000h = 0% (default) 0001h = 1%

LMP91002

SNIS163B-APRIL 2012-REVISED OCTOBER 2015

www.ti.com

## 7.6.5 MODECN Register (Offset = 12h)

Mode Control Register. The parameters in the mode register allow the configuration of the operation mode of the LMP91002.

Figure 2	21. MOI	DECN I	Register
----------	---------	--------	----------

7	6	5	4	3	2	1	0
FET_SHORT		Rese	erved		OP_MODE		

BIT	NAME	FUNCTION
		Shorting FET feature
7	FET_SHORT	0h = Disabled (default)
		1h = Enabled
6-3	RESERVED	RESERVED
		Mode of Operation selection
2-0	OP_MODE	000h = Deep Sleep (default)
2-0		010h = Standby
		011h = 3-lead amperometric cell



## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

#### 8.1.1 Gas Sensor Interface

The LMP91002 supports both 3-lead and 2-lead gas sensors. Most of the toxic gas sensors are amperometric cells with 3 leads (Counter, Worker and Reference). These leads should be connected to the LMP91002 in the potentiostat topology.

#### 8.1.1.1 3-Lead Amperometric Cell In Potentiostat Configuration

Most of the amperometric cell have 3 leads (Counter, Reference and Working electrodes). The interface of the 3lead gas sensor to the LMP91002 is straightforward. The leads of the gas sensor should be connected to the LMP91002 pins which have the matching name

The LMP91002 is then configured in 3-lead amperometric cell mode; in this configuration the Control Amplifier (A1) is ON and provides the internal zero voltage and bias in case of biased gas sensor. The transimpedance amplifier (TIA) is ON, it converts the current generated by the gas sensor in a voltage, according to the transimpedance gain:

#### Gain = $R_{TIA}$

If different gains are required, an external resistor can be connected between the pins C1 and C2. In this case the internal feedback resistor should be programmed to "external". The R<sub>Load</sub> together with the output capacitance of the gas sensor acts as a low pass filter.



Figure 22. 3-Lead Amperometric Cell



## **Application Information (continued)**

#### 8.1.2 Sensor Test Procedure

The LMP91002 has all the hardware and programmability features to implement some test procedures. The purpose of the test procedure is to:

- a. test proper function of the sensor (status of health)
- b. test proper connection of the sensor to the LMP91002

The test procedure is very easy. The diagnostic block is user programmable through the digital interface. A step voltage can be applied by the end user to the positive input of A1. As a consequence a transient current will start flowing into the sensor (to charge its internal capacitance) and it will be detected by the TIA. If the current transient is not detected, either a sensor fault or a connection problem is present. The slope and the aspect of the transient response can also be used to detect sensor aging (for example, a cell that is drying and no longer efficiently conducts the current). After it is verified that the sensor is working properly, the LMP91002 needs to be reset to its original configuration. It is not required to observe the full transient in order to contain the testing time. All the needed information are included in the transient slopes (both edges). Figure 23 shows an example test procedure, a Carbon Monoxide sensor is connected to the LMP91002, a 25-mVpp pulse is applied between Reference and Working pin.

The following procedure shows how to implement the sensor test. Preliminary conditions:

The LMP91002 is unlocked and it is in 3-Lead Amperometric Cell Mode

- 1. Put in the [3:0] bit of the register REFCN (0x11) the 0001b value, leaving the other bit unchanged. This operation will apply a potential (V<sub>RW</sub>) between RE and WE pin (V<sub>RE</sub> > V<sub>WE</sub>), V<sub>RW</sub>= 1% Source reference.
- 2. Put in the [3:0] bit of the register REFCN (0x11) the 0000b value, leaving the other bit unchanged. This operation will remove the potential ( $V_{RW}$ ) between RE and WE pin ( $V_{RE} > V_{WE}$ ),  $V_{RW}$ = 0 V.

The width of the pulse is simply the time between the two writing operation.



Figure 23. Test Procedure Example



## 8.2 Typical Application



Figure 24. AFE Gas Detector

## 8.2.1 Design Requirements

The primary design requirement is selecting the appropriate TIA gain for the expected range of current over the operating range of the sensor. This gain should set the VOUT range to fall within the limits of the full-scale voltage for the ADC that is sampling the signal. For example, assume the current output range of the sensor is 0 to 100,000 nA, and the full scale ADC input range is 0 to 1 V. Because Gain =  $R_{TIA}$ , the appropriate relationship is:

ISENSOR × Gain = 
$$R_{TIA}$$
 × 10<sup>-4</sup> A ≤ 1 V

Hence,  $R_{TIA} < 10^4 \Omega$ . In this case, the closest programmed gain value is 7 k $\Omega$  (see Table 4). However, if optimization of the full-scale range is desired, then alternatively,  $R_{TIA}$  can be programmed to 350 k $\Omega$ , and a 10-k $\Omega$  resistor connected between pins C1 and C2. This will give an equivalent resistance of 9.7 k $\Omega$ .

## 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Smart Gas Sensor Analog Front End

The LMP91002 together with an external EEPROM represents the core of a SMART GAS SENSOR AFE. In the EEPROM it is possible to store the information related to the GAS sensor type, calibration and LMP91002's configuration (content of registers 10h, 11h, 12h). At startup the microcontroller reads the EEPROM's content and configures the LMP91002. A typical smart gas sensor AFE is shown in Figure 25. The connection of MENB to the hardware address pin A0 of the EEPROM allows the microcontroller to select the LMP91002 and its corresponding EEPROM when more than one smart gas sensor AFE is present on the I<sup>2</sup>C bus.

## **NOTE** Only EEPROM I<sup>2</sup>C addresses with A0 = 0 should be used in this configuration.

(1)



## **Typical Application (continued)**



Figure 25. Smart Gas Sensor AFE

## 8.2.2.2 Smart Gas Sensor AFES on $l^2$ C Bus

The connection of Smart gas sensor AFEs on the  $I^2C$  bus is the natural extension of the previous concepts. Also in this case the microcontroller starts communication asserting 1 out of N MENB signals where N is the total number of smart gas sensor AFE connected to the  $I^2C$  bus. Only one of the devices (either LMP91002 or its corresponding EEPROM) in the smart gas sensor AFE enabled will acknowledge the  $I^2C$  commands. When the communication with this particular module ends, the microcontroller de-asserts the corresponding MENB and repeats the procedure for other modules. Figure 26 shows the typical connection when several smart gas sensor AFEs are connected to the  $I^2C$  bus.



Figure 26. Smart Gas Sensor AFEs on I<sup>2</sup>C Bus



## **Typical Application (continued)**

## 8.2.3 Application Curves





## 9 Power Supply Recommendations

## 9.1 Power Consumption

The LMP91002 is intended for use in portable devices, so the power consumption is as low as possible in order to ensure a long battery life. The total power consumption for the LMP91002 is below 10  $\mu$ A at 3.3-V average over time, (this excludes any current drawn from any pin). A typical usage of the LMP91002 is in a portable gas detector and its power consumption is summarized in Table 7. This has the following assumptions:

- Power On only happens a few times over life, so its power consumption can be ignored
- Deep Sleep mode is not used
- The system is used about 8 hours a day, and 16 hours a day it is in Standby mode.

This results in an average power consumption of approximately 7.8  $\mu$ A. This can potentially be further reduced, by using the Standby mode between gas measurements. It may even be possible, depending on the sensor used, to go into deep sleep for some time between measurements, further reducing the average power consumption.

	DEEP SLEEP	STANDBY	3-LEAD AMPEROMETRIC CELL	TOTAL
Current consumption (µA) typical value	0.6	6.5	10	
Time ON (%)	0	60	39	
Average (µA)	0	3.9	3.9	7.8
Notes				
A1	OFF	ON	ON	
TIA	OFF	OFF	ON	
I <sup>2</sup> C interface	ON	ON	ON	-

#### Table 7. Power Consumption Scenario

## 10 Layout

#### 10.1 Layout Guidelines

Figure 30 and Figure 31 show an example layout for the LMP91002. Figure 30 shows the top layer, and Figure 31 shows the bottom layer. Figure 30 shows that the sensor electrodes may be arranged around the LMP91002 so that the sensor sets directly over the LMP91002, creating a compact layout. There are very few components needed for the LMP91002: one or more bypass capacitors attached to VDD, and one or two optional external components attached to pins C1 or C2 of the TIA that can provide extra filtering or gain. In the layout shown here, the VDD bypass capacitor is on the top layer, close to the LMP91002, while the optional components for the TIA are placed on the bottom layer. However, these components may also be placed on the top layer.



## 10.2 Layout Example



Figure 30. Layout Example – Top Layer



## Layout Example (continued)



## Figure 31. Layout Example – Bottom Layer



## **11** Device and Documentation Support

## **11.1 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



28-Jul-2016

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMP91002SD/NOPB	ACTIVE	WSON	NHL	14	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	L91002	Samples
LMP91002SDE/NOPB	ACTIVE	WSON	NHL	14	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	L91002	Samples
LMP91002SDX/NOPB	ACTIVE	WSON	NHL	14	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	L91002	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



28-Jul-2016

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*,	*All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	LMP91002SD/NOPB	WSON	NHL	14	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
	LMP91002SDE/NOPB	WSON	NHL	14	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
ſ	LMP91002SDX/NOPB	WSON	NHL	14	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Sep-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMP91002SD/NOPB	WSON	NHL	14	1000	213.0	191.0	55.0
LMP91002SDE/NOPB	WSON	NHL	14	250	213.0	191.0	55.0
LMP91002SDX/NOPB	WSON	NHL	14	4500	367.0	367.0	35.0

# **MECHANICAL DATA**

# NHL0014B





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated