

Sample &

Buy





SNAS642A -JUNE 2014-REVISED JULY 2014

# LMK00804B Low Skew, 1-to-4 Multiplexed Differential/LVCMOS-to-LVCMOS/TTL Fanout Buffer

Technical

Documents

#### Features 1

- Four LVCMOS/LVTTL Outputs with 7  $\Omega$  Output Impedance
  - Additive Jitter: 0.04 ps RMS (typ) @ 125 MHz
  - Noise Floor: -166 dBc/Hz (typ) @ 125 MHz \_
  - Output Frequency: 350 MHz (max)
  - Output Skew: 35 ps (max)
  - \_ Part-to-Part Skew: 700 ps (max)
- **Two Selectable Inputs** 
  - CLK, nCLK Pair Accepts LVPECL, LVDS, HCSL, SSTL, LVHSTL, or LVCMOS/LVTTL
  - LVCMOS\_CLK Accepts LVCMOS/LVTTL
- Synchronous Clock Enable
- Core/Output Power Supplies:
  - 3.3 V/3.3 V
  - 3.3 V/2.5 V
  - 3.3 V/1.8 V
  - 3.3 V/1.5 V
- Package: 16-Lead TSSOP
- Industrial Temperature Range: -40°C to +85°C

#### 2 Applications

- Wireless and Wired Infrastructure
- Networking and Data Communications
- Servers and Computing
- Medical Imaging
- Portable Test and Measurement
- High-End A/V

#### **Simplified Schematic** 4



(1)  $R_{PU} = 51 \text{ k}\Omega \text{ pullup}, R_{PD} = 51 \text{ k}\Omega \text{ pulldown}.$ See Figure 10

### 3 Description

Tools &

Software

The LMK00804B is a low skew, high performance clock fanout buffer which can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or de-asserted. The outputs are held in logic low state when the clock is disabled. A separate output enable terminal controls whether the outputs are active state or highimpedance state. The low additive jitter and phase noise floor, and guaranteed output and part-to-part skew characteristics make the LMK00804B ideal for applications demanding high performance and repeatability.

Support &

Community

20

See also Device Comparison Table for descriptions of CDCLVC1310 and LMK00725 parts.

#### **Device Information**

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMK00804B	TSSOP (16)	5.00 mm × 4.40 mm

1. For all available packages, see the orderable addendum at the end of the datasheet.

### Additive Jitter vs VDDO Supply and Temperature





# 0.10

TEXAS INSTRUMENTS

www.ti.com

# **Table of Contents**

1	Features 1
2	Applications 1
3	Description1
4	Simplified Schematic1
5	Device Comparison Table3
6	Pin Configuration and Functions
7	Specifications
	7.1 Pin Characteristics 4
	7.2 Absolute Maximum Ratings 4
	7.3 Handling Ratings 4
	7.4 Recommended Operating Conditions 4
	7.5 Thermal Information 5
	7.6 Power Supply Characteristics 5
	7.7 LVCMOS / LVTTL DC Characteristics 5
	7.8 Differential Input DC Characteristics
	7.9 Electrical Characteristics (VDDO = $3.3 \text{ V} \pm 5\%$ ) 6
	7.10 Electrical Characteristics (VDDO = $2.5 \text{ V} \pm 5\%$ )7
	7.11 Electrical Characteristics (VDDO = $1.8 \text{ V} \pm 0.15 \text{ V}$ ) 8
	7.12 Electrical Characteristics (VDDO = $1.5 V \pm 5\%$ ) 9
	7.13 Typical Characteristics 10
8	Parameter Measurement Information 11
9	Detailed Description 12

	9.1	Overview	12
	9.2	Functional Block Diagram	12
	9.3	Feature Description	13
	9.4	Device Functional Modes	13
10	App	lications and Implementation	14
	10.1	Application Information	14
	10.2	Output Clock Interface Circuit	14
	10.3	Input Detail	14
	10.4	Input Clock Interface Circuits	15
	10.5	Typical Applications	18
	10.6	Do's and Don'ts	<mark>21</mark>
11	Pow	er Supply Recommendations	23
	11.1	Power Supply Considerations	23
12	Layo	out	24
	12.1	Layout Guidelines	24
	12.2	Layout Example	25
13	Devi	ce and Documentation Support	26
	13.1	Device Support	
	13.2	Trademarks	26
	13.3	Electrostatic Discharge Caution	26
	13.4	Glossary	26
14	Mec	hanical, Packaging, and Orderable	
		mation	<mark>26</mark>

### Changes from Original (June 2014) to Revision A

#### Page

•	Added Device Comparison Table	3
•	Changed Human Body Model (HBM) value from 2000 to 1000	4
•	Changed Charged Device Model (CDM) value from 750 to 250	4



### 5 Device Comparison Table

PART NUMBER	DESCRIPTION			
CDCLVC1310	10 outputs LVCMOS fanout buffer with Diff, Single-Ended, or Crystal Input			
LMK00725 5 output LVPECL fanout buffer with Differential or Single-Ended Input				

### 6 Pin Configuration and Functions



#### **Pin Functions**

TERM	IINAL		DESCRIPTION				
NAME	NUMBER	TTPE	DESCRIPTION				
GND	1, 9, 13	G	Power supply ground				
OE	2	I, R <sub>PU</sub>	Output enable input. 0 = Outputs in Hi-Z state 1 = Outputs in active state				
VDD	3	Р	Power supply terminal				
CLK_EN	4	I, R <sub>PU</sub>	Synchronous clock enable input. 0 = Outputs are forced to logic low state 1 = Outputs are enabled with LVCMOS/LVTT levels				
CLK	5	I, R <sub>PD</sub>	Non-inverting differential clock input 0.				
nCLK	6	I, R <sub>PD</sub> /R <sub>PU</sub>	Inverting differential clock input 0. Internally biased to VDD/2 when left floating				
CLK_SEL	7	I, R <sub>PU</sub>	Clock select input. 0 = Select LVCMOS_CLK 1 = Select CLK, nCLK				
LVCMOS_CLK	8	I, R <sub>PD</sub>	Single-ended clock input. Accepts LVCMOS/LVTTL levels.				
Q3, Q2, Q1, Q0	10, 12, 14, 16	0	Single-ended clock outputs with LVCMOS/LVTTL levels, $7\Omega$ output impedance				
VDDO	11, 15	Р	Output supply terminals				

(1)  $\mathbf{G} = Ground$ ,  $\mathbf{I} = Input$ ,  $\mathbf{O} = Output$ ,  $\mathbf{P} = Power$ ,  $\mathbf{R}_{PU} = 51 \text{ k}\Omega$  pullup,  $\mathbf{R}_{PD} = 51 \text{ k}\Omega$  pulldown.

### 7 Specifications

### 7.1 Pin Characteristics

		MIN	TYP	MAX	UNIT
C <sub>IN</sub>	Input Capacitance		1		pF
R <sub>PU</sub>	Input Pullup Resistance		51		kΩ
R <sub>PD</sub>	Input Pulldown Resistance		51		kΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)		2		pF
R <sub>OUT</sub>	Output impedance		7		Ω

### 7.2 Absolute Maximum Ratings<sup>(1)(2)</sup>

Over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
VDD	Core Supply Voltage	-0.3		3.6	V
VDDO	Output Supply Voltage	-0.3		3.6	V
V <sub>IN</sub>	Input Voltage Range	-0.3		VDD +0.3	V
TJ	Junction Temperature			150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

### 7.3 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
	Electrostatic discharge <sup>(1)</sup>	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(2)</sup>		1000	N/
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(3)</sup>		250	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
VDD	Core Supply Voltage	3.135	3.3	3.465	V
	Output Supply Voltage	3.135	3.3	3.465	
VDDO		2.375	2.5	2.625	V
		1.65	1.8	1.95	V
		1.425	1.5	1.575	]
T <sub>A</sub>	Ambient Temperature	-40		85	°C
TJ	Junction Temperature			125	°C



### 7.5 Thermal Information

Over operating free-air temperature range (unless otherwise noted)

	THERMAL METRIC <sup>(1)</sup>	MIN	TYP	MAX	UNIT
R <sub>θJA</sub>	Package Thermal Impedance, Junction to Air (0 LFPM)			116	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 7.6 Power Supply Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
IDD	Power Supply Current through VDD			21	mA
IDDO	Power Supply Current through VDDO			5	mA

### 7.7 LVCMOS / LVTTL DC Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maria	Input High Voltage	CLK_EN, CLK_SEL, OE		2		VDD + 0.3	V
V <sub>IH</sub>	input nigh voltage	LVCMOS_CLK		2		VDD + 0.3	V
VIL	Input Low Voltage	CLK_EN, CLK_SEL, OE		-0.3		0.8	V
		LVCMOS_CLK		-0.3		1.3	
IIH	Input High Current	CLK_EN, CLK_SEL, OE	VDD = 3.465 V, V <sub>IN</sub> = 3.465 V			5	μA
Π	input righ Guitent	$\label{eq:VDD} \text{LVCMOS}\_\text{CLK} \qquad \begin{array}{c} \text{VDD} = 3.465 \text{ V}, \\ \text{V}_{\text{IN}} = 3.465 \text{ V} \end{array}$		150			
IIL	Input Low Current	CLK_EN, CLK_SEL, OE	VDD = 3.465 V, V <sub>IN</sub> = 0 V	-150			μA
۹Ľ		LVCMOS_CLK	VDD = 3.465 V, V <sub>IN</sub> = 0 V	-5			μΛ
			VDDO = 3.3 V ± 5%	2.6			
	(4)		VDDO = 2.5 V ± 5%	1.8			
V <sub>OH</sub>	Output High Voltage <sup>(1)</sup>		VDDO = 1.8 V ± 0.15 V	1.5			V
			VDDO = 1.5 V ± 5%	VDDO - 0.3			
			VDDO = 3.3 V ± 5%			0.5	
V <sub>OL</sub>	Output Low Voltage <sup>(1)</sup>		VDDO = 2.5 V ± 5%			0.5	V
V OL			VDDO = 1.8 V ± 0.15 V			0.4	v
			VDDO = 1.5 V ± 5%			0.35	
I <sub>OZL</sub>	Output Hi-Z Current Lov	V		-5			μA
I <sub>OZH</sub>	Output Hi-Z Current Hig	h				5	μΛ

(1) Outputs terminated with 50  $\Omega$  to VDDO/2.

SNAS642A - JUNE 2014 - REVISED JULY 2014

www.ti.com

### 7.8 Differential Input DC Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PAF	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ID</sub>	Differential Input Voltage (V <sub>IH</sub> -V <sub>IL</sub> ) <sup>(1)</sup>	Swing,		0.15		1.3	V
VICM	Input Common Mode Vo	Itage <sup>(1)(2)</sup>		0.5		VDD - 0.85	V
I <sub>IH</sub>	lanut Link Quinant <sup>(3)</sup>	nCLK	VDD = 3.465 V, V <sub>IN</sub> = 3.465 V			150	
	Input High Current <sup>(3)</sup>	CLK	VDD = 3.465 V, V <sub>IN</sub> = 3.465 V			150	μA
I <sub>IL</sub>	lanut lanu Quana at (3)	nCLK	VDD = 3.465 V , V <sub>IN</sub> = 0 V	-150			
	Input Low Current <sup>(3)</sup>	CLK	VDD = 3.465 V, V <sub>IN</sub> = 0 V	-5			μA

(1)  $V_{IL}$  should not be less than -0.3 V.

(2)

Input common mode voltage is defined as  $V_{IH}$ . For  $I_{IH}$  and  $I_{IL}$  measurements on CLK or nCLK, one must comply with  $V_{ID}$  and  $V_{ICM}$  specifications by using the appropriate bias on nCLK (3) or CLK.

### 7.9 Electrical Characteristics (VDDO = $3.3 V \pm 5\%$ )

Over recommended operating free-air temperature range (unless otherwise noted),  $VDD = VDDO = 3.3V \pm 5\%$ . All AC parameters measured at ≤ 350 MHz unless otherwise noted.

	PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Maximum Output Freque	ncy <sup>(1)(2)</sup>				350	MHz
t <sub>PDLH</sub>	Propagation Delay,	LVCMOS_CLK <sup>(4)</sup> ,	0°C to 70°C	1.1		2.1	ns
	Low to High <sup>(3)</sup>	CLK/nCLK <sup>(5)</sup>	–40°C to 85°C	0.95		2.2	ns
t <sub>SK(O)</sub>	Output Skew <sup>(2)(6)(7)</sup>		Measured on rising edge			35	ps
t <sub>SK(PP)</sub>	Part-to-Part Skew <sup>(3)(7)(8)</sup>					700	ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time <sup>(3)</sup>		20% to 80%	50		700	ps
J <sub>ADD</sub>	•		f=125 MHz, Input slew rate ≥ 3 V/ns, 12 kHz to 20 MHz integration band		0.04		ps RMS

(1) There is no minimum input / output frequency provided the input slew rate is sufficiently fast. Refer to Input Slew Rate Considerations.

These AC parameters are specified by characterization. Not tested in production. (2)

These AC parameters are specified by design. Not tested in production (3)

(4) Measured from the VDD/2 of the input to the VDDO/2 of the output.

Measured from the differential input crossing point to VDDO/2 of the output. (5)

(6) Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at VDDO/2 of the output.

Parameter is defined in accordance with JEDEC Standard 65. (7)

Calculation for part-to-part skew is the difference between the fastest and slowest tPD across multiple devices, operating at the same (8)

supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device. Buffer Additive Jitter:  $J_{ADD} = SQRT(J_{SYSTEM}^2 - J_{SOURCE}^2)$ , where  $J_{SYSTEM}$  is the RMS jitter of the system output (source+buffer) and  $J_{SOURCE}$  is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should (9) be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to System-Level Phase Noise and Additive Jitter Measurement for input source and measurement details.



#### Electrical Characteristics (VDDO = 3.3 V ± 5%) (continued)

Over recommended operating free-air temperature range (unless otherwise noted),  $VDD = VDDO = 3.3V \pm 5\%$ , All AC parameters measured at  $\leq 350$  MHz unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f = 125 MHz, Input slew rate ≥ 3 V/ns				
		10 kHz offset		-155		dBc/Hz
PN <sub>FLOOR</sub>	Phase Noise Floor <sup>(10)</sup>	100 kHz offset		-162		
. 2001		1 MHz offset		-166		
		10 MHz offset		-166		
		20 MHz offset		-166		
		REF = CLK/nCLK	45%		55%	
	Output Duty Cycle <sup>(11)(12)</sup>	REF = LVCMOS_CLK, f ≤ 300 MHz	45%		55%	
t <sub>EN</sub>	Output Enable Time			5		ns
t <sub>DIS</sub>	Output Disable Time			5		ns

(10) Buffer Phase Noise Floor: PN<sub>FLOOR</sub> (dBc/Hz) = 10 x log10[10^(PN<sub>SYSTEM</sub>/10) – 10^(PN<sub>SOURCE</sub>/10)], where PN<sub>SYSTEM</sub> is the phase noise floor of the system output (source+buffer) and PN<sub>SOURCE</sub> is the phase noise floor of the input source. Buffer Phase Noise Floor should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to System-Level Phase Noise and Additive Jitter Measurement for input source and measurement details.

(11) These AC parameters are specified by design. Not tested in production

(12) 50% Input duty cycle

### 7.10 Electrical Characteristics (VDDO = 2.5 V ± 5%)

Over recommended operating free-air temperature range (unless otherwise noted),  $VDD = 3.3V \pm 5\%$ ,  $VDDO = 2.5V \pm 5\%$ , All AC parameters measured at  $\leq 350$  MHz unless otherwise noted.

	PARAME	ſER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Maximum Output Freque	ncy <sup>(1) (2)</sup>				350	MHz
t <sub>PDLH</sub>	Propagation Delay,	LVCMOS_CLK <sup>(4)</sup> ,	0°C to 70°C	1.1		2.1	ns
	Low to High <sup>(3)</sup>	CLK/nCLK <sup>(5)</sup>	–40°C to 85°C	0.95		2.2       35     ps       700     ps       700     ps       ps RMS     ps RMS	
t <sub>SK(O)</sub>	Output Skew <sup>(2)(6)(7)</sup>		Measured on rising edge			35	ps
t <sub>SK(PP)</sub>	Part-to-Part Skew <sup>(3)(7)(8)</sup>					700	ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time <sup>(3)</sup>		20% to 80%	50		700	ps
J <sub>ADD</sub>	Additive Jitter <sup>(9)</sup>		f=125 MHz, Input slew rate ≥ 3 V/ns, 12 kHz to 20 MHz integration band		0.04		ps RMS
ODC	Output Duty Cycle <sup>(3)(10)</sup>		REF = CLK/nCLK	45%		55%	
			REF = LVCMOS_CLK, f ≤ 300 MHz	45%		55%	
t <sub>EN</sub>	Output Enable Time				5		ns
t <sub>DIS</sub>	Output Disable Time				5		ns

(1) There is no minimum input / output frequency provided the input slew rate is sufficiently fast. Refer to Input Slew Rate Considerations.

- (2) These AC parameters are specified by characterization. Not tested in production.
- (3) These AC parameters are specified by design. Not tested in production.
- (4) Measured from the VDD/2 of the input to the VDDO/2 of the output.
- (5) Measured from the differential input crossing point to VDDO/2 of the output.
- (6) Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at VDDO/2 of the output.
- (7) Parameter is defined in accordance with JEDEC Standard 65.

(8) Calculation for part-to-part skew is the difference between the fastest and slowest t<sub>PD</sub> across multiple devices, operating at the same supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device.

(9) Buffer Additive Jitter: J<sub>ADD</sub> = SQRT(J<sub>SYSTEM</sub><sup>2</sup> - J<sub>SOURCE</sub><sup>2</sup>), where J<sub>SYSTEM</sub> is the RMS jitter of the system output (source+buffer) and J<sub>SOURCE</sub> is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to System-Level Phase Noise and Additive Jitter Measurement for input source and measurement details.

(10) 50% Input Duty Cycle

Copyright © 2014, Texas Instruments Incorporated

LMK00804B SNAS642A – JUNE 2014 – REVISED JULY 2014

www.ti.com

### 7.11 Electrical Characteristics (VDDO = $1.8 \text{ V} \pm 0.15 \text{ V}$ )

Over recommended operating free-air temperature range (unless otherwise noted), VDD =  $3.3 \text{ V} \pm 5\%$ , VDDO =  $1.8 \text{ V} \pm 0.15 \text{ V}$ . All AC parameters measured at  $\leq 350 \text{ MHz}$  unless otherwise noted.

	PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Maximum Output Frequ	iency <sup>(1)(2)</sup>				350	MHz
	Propagation Delay,	LVCMOS_CLK <sup>(4)</sup> ,	0°C to 70°C	1.1		2.2	ns
t <sub>PDLH</sub>	Low to High <sup>(3)</sup>	CLK/nCLK <sup>(5)</sup>	-40°C to 85°C	0.95		2.3	ns
t <sub>SK(O)</sub>	Output Skew <sup>(2)(6)(7)</sup>		Measured on rising edge			35	ps
t <sub>SK(PP)</sub>	Part-to-Part Skew <sup>(3)(7)(8)</sup>					700	ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time <sup>(3)</sup>		20% to 80%	100		700	ps
J <sub>ADD</sub>	Additive Jitter <sup>(9)</sup>		f=125 MHz, Input slew rate ≥ 3 V/ns, 12 kHz to 20 MHz integration band		0.04		ps RMS
			REF = CLK/nCLK	45%		55%	
ODC	Output Duty Cycle <sup>(3)(10)</sup>		REF = LVCMOS_CLK, f ≤ 300 MHz	45%		55%	
t <sub>EN</sub>	Output Enable Time				5		ns
t <sub>DIS</sub>	Output Disable Time				5		ns

(1) There is no minimum input / output frequency provided the input slew rate is sufficiently fast. Refer to Input Slew Rate Considerations.

(2) These AC parameters are specified by characterization. Not tested in production.

(3) These AC parameters are specified by design. Not tested in production.

(4) Measured from the VDD/2 of the input to the VDDO/2 of the output.

(5) Measured from the differential input crossing point to VDDO/2 of the output.

(6) Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at VDDO/2 of the output.
(7) Parameter is defined in accordance with JEDEC Standard 65.

(8) Calculation for part-to-part skew is the difference between the fastest and slowest t<sub>PD</sub> across multiple devices, operating at the same supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device.

(9) Buffer Additive Jitter: J<sub>ADD</sub> = SQRT(J<sub>SYSTEM</sub><sup>2</sup> - J<sub>SOURCE</sub><sup>2</sup>), where J<sub>SYSTEM</sub> is the RMS jitter of the system output (source+buffer) and J<sub>SOURCE</sub> is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to System-Level Phase Noise and Additive Jitter Measurement for input source and measurement details.

(10) 50% Input Duty Cycle

8



### 7.12 Electrical Characteristics (VDDO = 1.5 V ± 5%)

Over recommended operating free-air temperature range (unless otherwise noted),  $VDD = 3.3V \pm 5\%$ ,  $VDDO = 1.5V \pm 5\%$ , All AC parameters measured at  $\leq 350$  MHz unless otherwise noted.

	PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Maximum Output Frequ	iency <sup>(1)(2)</sup>				350	MHz
	Propagation Delay,	LVCMOS_CLK <sup>(4)</sup> , CLK/nCLK <sup>(5)</sup>	0°C to 70°C	1.1		2.2	ns
t <sub>PDLH</sub>	Low to High <sup>(3)</sup>	CLK/nCLK <sup>(5)</sup>	–40°C to 85°C	0.95		2.3	ns
t <sub>SK(O)</sub>	Output Skew <sup>(2)(6)(7)</sup>		Measured on rising edge			35	ps
t <sub>SK(PP)</sub>	Part-to-Part Skew <sup>(2)(7)(8</sup>	3)				1	ns
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time <sup>(3</sup>	)	20% to 80%	100		900	ps
J <sub>ADD</sub>	Additive Jitter <sup>(9)</sup>	· · · ·			0.04		ps RMS
000	Quality (1)	)	f ≤ 166 MHz	45%		55%	
ODC	Output Duty Cycle <sup>(3)(10)</sup>		f > 166 MHz	42%		58%	
t <sub>EN</sub>	Output Enable Time	Output Enable Time Output Disable Time			5		ns
t <sub>DIS</sub>	Output Disable Time				5		ns

(1) There is no minimum input / output frequency provided the input slew rate is sufficiently fast. Refer to Input Slew Rate Considerations.

(2) These AC parameters are specified by characterization. Not tested in production.

(3) These AC parameters are specified by design. Not tested in production.

(4) Measured from the VDD/2 of the input to the VDDO/2 of the output.

(5) Measured from the differential input crossing point to VDDO/2 of the output.

(6) Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at VDDO/2 of the output.
(7) Parameter is defined in accordance with JEDEC Standard 65.

(8) Calculation for part-to-part skew is the difference between the fastest and slowest t<sub>PD</sub> across multiple devices, operating at the same supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device.
(8) Define the same frequency of the same temperature with equal load conditions, and using the same type of inputs on each device.

(9) Buffer Additive Jitter: J<sub>ADD</sub> = SQRT(J<sub>SYSTEM</sub><sup>2</sup> - J<sub>SOURCE</sub><sup>2</sup>), where J<sub>SYSTEM</sub> is the RMS jitter of the system output (source+buffer) and J<sub>SOURCE</sub> is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to System-Level Phase Noise and Additive Jitter Measurement for input source and measurement details.

(10) 50% Input Duty Cycle

TEXAS INSTRUMENTS

#### LMK00804B

SNAS642A -JUNE 2014-REVISED JULY 2014

### 7.13 Typical Characteristics

Unless otherwise noted: VDD = 3.3 V, VDDO = 3.3 V,  $T_A = 25^{\circ}C$ 





### 8 Parameter Measurement Information





### 9 Detailed Description

### 9.1 Overview

The LMK00804B is a low skew, high performance clock fanout buffer which can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or de-asserted. The outputs are held in logic low state when the clock is disabled. A separate output enable terminal controls whether the outputs are active state or high-impedance state. The low additive jitter and phase noise floor, and guaranteed output and part-to-part skew characteristics make the LMK00804B ideal for applications demanding high performance and repeatability.

### 9.2 Functional Block Diagram





### 9.3 Feature Description

#### 9.3.1 Clock Enable Timing

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 8. In the enabled mode, the output states are a function of the CLK/nCLK or LVCMOS\_CLK inputs as described in Clock Input Function.



Figure 8. Clock Enable Timing Diagram

### 9.4 Device Functional Modes

The device can provide fan-out and level translation from differential or single-ended input to LVCMOS/LVTTL output, where the output VOH and VOL levels are determined by the VDDO output supply voltage and output load condition. Refer to the Clock Input Function.

#### 9.4.1 Clock Input Function

	Table 1.										
INPU	JTS	OUTPUTS	INPUT to OUTPUT	POLARITY							
CLK (or LVCMOS_CLK)	nCLK	Qx	MODE	POLARITY							
0	1	LOW	Differential (or Single- Ended) to Single-Ended	Non-inverting							
1	0	HIGH	Differential (or Single- Ended) to Single-Ended	Non-inverting							
0	Floating or Biased	LOW	Single-Ended to Single- Ended	Non-inverting							
1	Floating or Biased	HIGH	Single-Ended to Single- Ended	Non-inverting							
Biased	0	HIGH	Single-Ended to Single- Ended	Inverting							
Biased	1	LOW	Single-Ended to Single- Ended	Inverting							

LMK00804B SNAS642A – JUNE 2014 – REVISED JULY 2014



www.ti.com

### **10** Applications and Implementation

### **10.1** Application Information

Refer to the following sections for output clock and input clock interface circuits.

### 10.2 Output Clock Interface Circuit



Figure 9. LVCMOS Output Configuration

### 10.3 Input Detail



Figure 10. Clock Input Components



#### **10.4 Input Clock Interface Circuits**



Figure 11. LVCMOS\_CLK Input Configuration



(1) The Thevenin/split termination values (R = 100 Ω) at the CLK input may be adjusted to provide a small differential offset voltage (50 mV, for example) between the CLK and nCLK inputs to prevent input chatter if the LVCMOS driver is tri-stated. For example, using 105 Ω 1% to 3.3 V rail and 97.6 Ω 1% to GND will provide a –60 mV offset voltage (V<sub>nCLK</sub>-V<sub>CLK</sub>) and ensure a logic low state if the LVCMOS driver is tri-stated.





Figure 13. LVPECL Input Configuration

### Input Clock Interface Circuits (continued)



Figure 14. Alternative LVPECL Input Configuration



Figure 15. HCSL Input Configuration







### LMK00804B SNAS642A – JUNE 2014 – REVISED JULY 2014

### www.ti.com

### Input Clock Interface Circuits (continued)



Figure 17. SSTL Input Configuration

(1)

(2)

### **10.5 Typical Applications**

#### 10.5.1 Design Requirements

For high-performance devices, limitations of the equipment influence phase-noise measurements. The noise floor of the equipment is often higher than the noise floor of the device. The real noise floor of the device is probably lower. It is important to understand that system-level phase noise measured at the DUT output is influenced by the input source and the measurement equipment.

For Figure 18 and Figure 19 system-level phase noise plots, a Rohde & Schwarz SMA100A low-noise signal generator was cascaded with an Agilent 70429A K95 single-ended to differential converter block with ultra-low phase noise and fast edge slew rate (>3 V/ns) to provide a very low-noise clock input source to the LMK00804B. An Agilent E5052 source signal analyzer with ultra-low measurement noise floor was used to measure the phase noise of the input source (SMA100A + 70429A K95) and system output (input source + LMK00804B). The input source phase noise is shown by the light yellow trace, and the system output phase noise is shown by the dark yellow trace.

#### 10.5.2 Detailed Design Procedure

The additive phase noise or noise floor of the buffer (PN<sub>FLOOR</sub>) can be computed as follows:

 $PN_{FLOOR} (dBc/Hz) = 10 \times log10[10^{(PN_{SYSTEM}/10)} - 10^{(PN_{SOURCE}/10)}]$ 

where

- PN<sub>SYSTEM</sub> is the phase noise of the system output (source+buffer)
- PN<sub>SOURCE</sub> is the phase noise of the input source

The additive jitter of the buffer (J<sub>ADD</sub>) can be computed as follows:

 $J_{ADD} = SQRT(J_{SYSTEM}^2 - J_{SOURCE}^2)$ 

where:

- J<sub>SYSTEM</sub> is the RMS jitter of the system output (source+buffer), integrated from 10 kHz to 20 MHz
- J<sub>SOURCE</sub> is the RMS jitter of the input source, integrated from 10 kHz to 20 MHz



### **Typical Applications (continued)**

### 10.5.3 Application Curves



#### 10.5.3.1 System-Level Phase Noise and Additive Jitter Measurement

Figure 18. 125 MHz Input Phase Noise (57 fs rms, Light Blue), and Output Phase Noise (71 fs rms, Dark Blue), Additive Jitter = 42 fs rms

### **Typical Applications (continued)**





www.ti.com



### 10.6 Do's and Don'ts

#### **10.6.1** Power Considerations

The following power consideration refers to the device-consumed power consumption only. The device power consumption is the sum of static power and dynamic power. The dynamic power usage consists of two components:

- Power used by the device as it switches states
- Power required to charge any output load

The output load can be capacitive-only or capacitive and resistive. Use the following formula to calculate the power consumption of the device:

$P_{Dev} = P_{stat} + P_{dyn} + P_{Cload}$	(3)
$P_{stat} = (I_DD \times V_DD) + (I_DDO \times V_DDO)$	(4)
$P_{dyn} + P_{Cload} = (I_{DDO,dyn} + I_{DDO,Cload}) \times V_{DDO}$	
where:	
• Ippo $+ = C_{DD} \times V_{DDO} \times f \times n$ [mA]	

•  $I_{DDO,dyn} = C_{PD} \times V_{DDO} \times f \times n \text{ [mA]}$ •  $I_{DDO,Cload} = C_{load} \times V_{DDO} \times f \times n \text{ [mA]}$ 

Example for power consumption of the LMK00804B: 4 outputs are switching, f = 100 MHz,

VDD = VDDO = 3.465 V and assuming  $C_{load}$  = 5 pF per output:

 $\begin{array}{ll} \mathsf{P}_{\mathsf{Dev}} = 90 \ \mathsf{mW} + 34 \ \mathsf{mW} = 124 \ \mathsf{mW} & (6) \\ \mathsf{P}_{\mathsf{stat}} = (21 \ \mathsf{mA} \times 3.465 \ \mathsf{V}) + (5 \ \mathsf{mA} \times 3.465 \ \mathsf{V}) = 90 \ \mathsf{mW} & (7) \\ \mathsf{P}_{\mathsf{dyn}} + \mathsf{P}_{\mathsf{Cload}} = (2.8 \ \mathsf{mA} + 6.9 \ \mathsf{mA}) \times 3.465 \ \mathsf{V} = 34 \ \mathsf{mW} & (8) \\ \mathsf{I}_{\mathsf{DD},\mathsf{dyn}} = 2 \ \mathsf{pF} \times 3.465 \ \mathsf{V} \times 100 \ \mathsf{MHz} \times 4 = 2.8 \ \mathsf{mA} & (9) \\ \mathsf{I}_{\mathsf{DD},\mathsf{Cload}} = 5 \ \mathsf{pF} \times 3.465 \ \mathsf{V} \times 100 \ \mathsf{MHz} \times 4 = 6.9 \ \mathsf{mA} & (10) \end{array}$ 

### NOTE

For dimensioning the power supply, consider the total power consumption. The total power consumption is the sum of device power consumption and the power consumption of the load.

(5)

# Do's and Don'ts (continued)

### 10.6.2 Recommendations for Unused Input and Output Pins

 CLK\_SEL, CLK\_EN, and OE: These inputs all have internal pull-up (R<sub>PU</sub>) according to Table 2 and can be left floating if unused. Table 2 shows the default floating state of these inputs:

INPUT	FLOATING STATE SELECTION
CLK_SEL	CLK/nCLK selected
CLK_EN	Synchronous outputs enable
OE	Outputs enabled

#### Table 2. Input Floating Default States

- CLK/nCLK Inputs: See Figure 10 for the internal connections. When using single ended input, take note of the internal pull-up and pull-down to make sure the unused input is properly biased. To interface a singleended input to the CLK/nCLK input, the configuration shown in Figure 12 is recommended.
- LVCMOS\_CLK Input: See Figure 10 for the internal connection. The internal pull-down (R<sub>PD</sub>) resistor ensures a low state when this input is left floating.
- **Outputs:** Any unused output can be left floating with no trace connected.

### 10.6.3 Input Slew Rate Considerations

LMK00804B employs high-speed and low-latency circuit topology, allowing the device to achieve ultra-low additive jitter/phase noise and high-frequency operation. To take advantage of these benefits in the system application, it is optimal for the input signal to have a high slew rate of 3 V/ns or greater. Driving the input with a slower slew rate can degrade the additive jitter and noise floor performance. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode-rejection. Refer to the "Additive Jitter vs. Input Slew Rate" plots in *Typical Characteristics*. Also, using an input signal with very slow input slew rate, such as less than 0.05 V/ns, has the tendency to cause output switching noise to feed-back to the input stage and cause the output to chatter. This is especially true when driving either input in single-ended fashion with a very slow slew rate, such as a sine-wave input signal.



### **11** Power Supply Recommendations

### **11.1 Power Supply Considerations**

While there is no strict power supply sequencing requirement, it is generally best practice to sequence the core supply voltage (VDD) before the output supply voltage (VDDO).

#### 11.1.1 Power-Supply Filtering

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Use of filter capacitors eliminates the low-frequency noise from power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power-supply system against induced fluctuations. The bypass capacitors also provide instantaneous current surges as required by the device, and should have low ESR. To use the bypass capacitors properly, place them very close to the power supply terminals and lay out traces with short loops to minimize inductance. TI recommends to adding as many high-frequency (for example, 0.1  $\mu$ F) bypass capacitors as there are supply terminals in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply to isolate the high-frequency switching noises generated by the clock driver, preventing them from leaking into the board supply. Choosing an appropriate ferrite bead with very low DC resistance is important, because it is imperative to provide adequate isolation between the board supply and the chip supply. It is also imperative to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.



Figure 20. Power-Supply Decoupling

## Power Supply Considerations (continued)

### 11.1.2 Thermal Management

For reliability and performance reasons, limit the die temperature to a maximum of 125°C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power consumption times  $\theta_{JA}$  should not exceed 125°C.

Assuming the conditions in the *Power Considerations* section and operating at an ambient temperature of 70°C with all outputs loaded, here is an estimate of the LMK00804B junction temperature:

 $T_{J} = T_{A} + P_{Total} \times \theta_{JA} = 70 \text{ °C} + (124 \text{ mW} \times 116 \text{ °C/W}) = 70 \text{ °C} + 14.4 \text{ °C} = 84.4 \text{ °C}$ (11)

Here are some recommendations for improving heat flow away from the die:

- Use multi-layer boards
- Specify a higher copper thickness for the board
- Increase the number of vias from the top level ground plane under and around the device to internal layers and to the bottom layer with as much copper area flow on each level as possible
- · Apply air flow
- Leave unused outputs floating

### 12 Layout

### 12.1 Layout Guidelines

#### 12.1.1 Ground Planes

Solid ground planes are recommended as they provide a low-impedance return paths between the device and its bypass capacitors and its clock source and destination devices.

Avoid return paths of other system circuitry (for example, high-speed/digital logic, switching power supplies, and so forth) from passing through the local ground of the device to minimize noise coupling, which could induce added jitter and spurious noise.

#### 12.1.2 Power Supply Pins

Follow the power supply schematic and layout example described in *Power-Supply Filtering*.

#### 12.1.3 Differential Input Termination

- Place input termination or biasing resistors as close as possible to the CLK/nCLK pins.
- Avoid or minimize vias in the 50 Ω input traces to minimize impedance discontinuities. Intra-pair skew should be also be minimized on the differential input traces.
- If not used, CLK/nCLK inputs may be left floating.

#### 12.1.4 LVCMOS Input Termination

- When the LVCMOS\_CLK input is driven from a LVCMOS driver that is series terminated to match the characteristic impedance of the trace, then input termination is not necessary; otherwise, place the input termination resistor as close as possible to the LVCMOS\_CLK input.
- Avoid or minimize vias in the 50 Ω input trace to minimize impedance discontinuities.
- If not used, LVCMOS\_CLK input may be left floating.

#### 12.1.5 Output Termination

- Place 43  $\Omega$  series termination resistors as close as possible to the Qx outputs at the launch of the 50  $\Omega$  traces.
- Avoid or minimize vias in the 50  $\Omega$  input traces to minimize impedance discontinuities.
- If not used, any Qx output should be left floating and not routed.

**EXAS** 



### 12.2 Layout Example

Please refer to the LMK00804BEVM for a layout example. A sample PCB layer is shown below.



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: SV600950	REV: A	SUN REU: No	ot In VersionControl
LAYER NAME = Top ≬verlay				
PLOT NAME = Top Layer	GENERATED : 8/29/2	2013 12:57:54	PM	TEXAS INSTRUMENTS

Figure 21. Sample PCB Layout, Layer 1 (Top View)

### **13** Device and Documentation Support

### 13.1 Device Support

For device and documentation support, please direct your inquiries to the TI E2E Support Forums for Clocking Products.

### 13.2 Trademarks

All trademarks are the property of their respective owners.

### **13.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.4 Glossary

### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Jul-2014

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMK00804BPW	ACTIVE	TSSOP	PW	16	92	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	K00804B	Samples
LMK00804BPWR	ACTIVE	TSSOP	PW	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	K00804B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



10-Jul-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00804BPWR	TSSOP	PW	16	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Aug-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00804BPWR	TSSOP	PW	16	2500	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated