

SNVS700F-DECEMBER 2010-REVISED FEBRUARY 2013

# System Power Management and Protection IC with PMBus™

Check for Samples: LM25066A

# **FEATURES**

- Input Voltage Range: 2.9V to 17V
- I<sup>2</sup>C/SMBus Interface and PMBus Compliant **Command Structure**
- Programmable 25mV or 46mV Current Limit • Threshold
- **Configurable Circuit Breaker Protection for** Hard Shorts
- Configurable Under-Voltage and Over-Voltage Lockouts with Hysteresis
- **Remote Temperature Sensing with** • **Programmable Warning and Shutdown** Thresholds
- **Detection and Notification of Damaged** • **MOSFET Condition**
- Real Time Monitoring of  $V_{IN}$ ,  $V_{OUT}$ ,  $I_{IN}$ ,  $P_{IN}$ ,  $V_{AUX}$ • with 12-Bit Resolution and 1 kHz Sampling Rate
- Current Measurement Accuracy: ±1% Over Temperature
- Power Measurement Accuracy: ±2% Over • Temperature
- **True Input Power Measurement Using** Simultaneous Sampling of VIN and IN Accurately Averages Dynamic Power Readings
- Averaging of  $V_{IN}$ ,  $I_{IN}$ ,  $P_{IN}$ , and  $V_{OUT}$  Over • Programmable Interval Ranging from 0.001 to 4 Seconds
- **Programmable WARN and FAULT Thresholds** with SMBA Notification
- **Black Box Capture of Telemetry** ٠ Measurements and Device Status Triggered by WARN or FAULT Condition
- 24-Lead WQFN Package

## **APPLICATIONS**

- Server Backplane Systems •
- **Basestation Power Distribution Systems**
- Solid State Circuit Breaker

# DESCRIPTION

The LM25066A combines a high performance hotswap controller with a PMBus<sup>™</sup> compliant SMBus/I<sup>2</sup>C interface to accurately measure, protect and control the electrical operating conditions of computing and storage blades connected to a backplane power bus. The LM25066A continuously supplies real-time power, voltage, current, temperature and fault data to the system management host via the SMBus interface.

The LM25066A control block includes a unique hotswap architecture that provides current and power limiting to protect sensitive circuitry during insertion of boards into a live system backplane, or any other "hot" power source. A fast acting circuit breaker prevents damage in the event of a short circuit on the output. The input under-voltage and over-voltage levels and hysteresis are configurable, as well as the insertion delay time and fault detection time. A temperature monitoring block on the LM25066A interfaces with a low-cost external diode for monitoring the temperature of the external MOSFET or other thermally sensitive components. The POWER GOOD output provides a fast indicator when the input and/or output voltages are outside their programmed range. LM25066A current measurement accuracy is ±1% over temperature.

The LM25066A monitoring block computes both the real-time and average values of subsystem operating parameters ( $V_{IN}$ ,  $I_{IN}$ ,  $P_{IN}$ ,  $V_{OUT}$ ) as well as the peak power. Accurate power averaging is accomplished by averaging the product of the input voltage and current. A black box (Telemetry/Fault Snapshot) function captures and stores telemetry data and device status in the event of a warning or a fault.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

SNVS700F-DECEMBER 2010-REVISED FEBRUARY 2013

www.ti.com

### **Typical Application Schematic**





NOTE: Solder the exposed pad to ground.





### SNVS700F - DECEMBER 2010 - REVISED FEBRUARY 2013

Pin Descrip	tions
-------------	-------

Pin No.	Name	Description	Applications Information
Pad	Exposed Pad	Exposed pad of WQFN package	No internal electrical connections. Solder to the ground plane to reduce thermal resistance.
1	ADR2	SMBUS address line 2	3 - state address line. Should be connected to GND, VDD, or left floating.
2	ADR1	SMBUS address line 1	3 - state address line. Should be connected to GND, VDD, or left floating.
3	ADR0	SMBUS address line 0	3 - state address line. Should be connected to GND, VDD, or left floating.
4	VDD	Internal sub-regulator output	Internally sub-regulated 4.5V bias supply. Connect a 1 $\mu\text{F}$ capacitor on this pin to ground for bypassing.
5	CL	Current limit range	Connect this pin to GND to set the nominal over-current threshold at 25mV. Connecting CL to VDD will set the over-current threshold to be 46mV.
6	СВ	Circuit breaker range	This pin sets the circuit breaker protection point in relation to the over-current trip point. When connected to GND, this pin will set the circuit breaker point to be 1.8 times the over-current threshold. Connecting this pin to VDD sets the circuit breaker trip point to be 3.6 times the over-current threshold.
7	FB	Power Good feedback	An external resistor divider from OUT sets the output voltage at which the PGD pin switches. The threshold at the pin is 1.167V. An internal 24 $\mu$ A current source provides hysteresis.
8	RETRY	Fault retry input	This pin configures the power up fault retry behavior. When this pin is grounded, the device will continually try to engage power during a fault. If the pin is connected to VDD, the device will latch off during a fault.
9	TIMER	Timing capacitor	An external capacitor connected to this pin sets the insertion time delay, fault timeout period and restart timing.
10	PWR	Power limit set	An external resistor connected to this pin, in conjunction with the current sense resistor ( $R_S$ ), sets the maximum power dissipation allowed in the external series pass MOSFET.
11	PGD	Power Good indicator	An open drain output. This output is high when the voltage at the FB pin is above 1.167V and the input supply is within its under-voltage and over-voltage thresholds. Connect via a pullup resistor to the output rail (external MOSFET source) or any other voltage to be monitored.
12	OUT	Output feedback	Connect to the output rail (external MOSFET source). Internally used to determine the MOSFET $V_{DS}$ voltage for power limiting, and to monitor the output voltage.
13	GATE	Gate drive output	Connect to the external MOSFET's gate.
14	SENSE	Current sense input	The voltage across the current sense resistor ( $R_S$ ) is measured from VIN to this pin. If the voltage across $R_S$ reaches over-current threshold, the load current is limited and the fault timer activates.
15	VIN	Positive supply input	A small ceramic bypass capacitor close to this pin is recommended to suppress transients which occur when the load current is switched off.
16	UVLO/EN	Under-voltage lockout	An external resistor divider from the system input voltage sets the under-voltage turn-on threshold. An internal 23 $\mu$ A current source provides hysteresis. The enable threshold at the pin is 1.16V. This pin can also be used for remote shutdown control.
17	OVLO	Over-voltage lockout	An external resistor divider from the system input voltage sets the over-voltage turn-off threshold. An internal 23 $\mu$ A current source provides hysteresis. The disable threshold at the pin is 1.16V.
18	GND	Circuit ground	
19	SDA	SMBus data pin	Data pin for SMBus.
20	SCL	SMBus clock	Clock pin for SMBus.
21	SMBA	SMBus alert line	Alert pin for SMBus, active low.
22	VREF	Internal Reference	Internally generated precision 2.73V reference used for analog to digital conversion. Connect a 1 $\mu$ F capacitor on this pin to ground for bypassing.
23	DIODE	External diode	Connect this to a diode-configured NPN transistor for temperature monitoring.
24	VAUX	Auxiliary voltage input	Auxiliary pin allows voltage telemetry from an external source. Full scale input of 1.16V.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



www.ti.com

### Absolute Maximum Ratings (1)

<b>U</b>	
VIN, SENSE to GND <sup>(2)</sup>	-0.3V to 24V
GATE, FB, UVLO/EN, OVLO, PGD to GND <sup>(2)</sup>	-0.3V to 20V
OUT to GND	-1V to 20V
SCL, SDA, SMBA, CL, CB, ADR0, ADR1, ADR2, VDD, VAUX, DIODE, RETRY to GND	-0.3V to 6V
VIN to SENSE	-0.3V to +0.3V
ESD Rating, Human Body Model <sup>(3)</sup>	2kV
Storage Temperature	-65°C to +150°C
Junction Temperature	+150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and conditions, see the Electrical Characteristics.

(2) The GATE pin voltage is typically 7.5V above VIN when the LM25066A is enabled. Therefore the Absolute Maximum Rating of 24V for VIN and SENSE apply only when the LM25066A is disabled or for a momentary surge to that voltage since the Absolute Maximum Rating of the GATE pin is 20V.

(3) The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

### **Operating Ratings**

VIN, SENSE, OUT voltage	2.9V to 17V
VDD	2.9V to 5.5V
Junction Temperature	-40°C to +125°C

### **Electrical Characteristics**

Limits in standard type are for  $T_J = 25^{\circ}$ C only; limits in boldface type apply over the junction temperature ( $T_J$ ) range of -40°C to +85°C unless otherwise stated. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: VIN = 12V.<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Input (VIN Pin)	1					
I <sub>IN-EN</sub>	Input Current, enabled	UVLO = 2V and OVLO = 0.7V		5.8	8	mA
POR	Power On Reset threshold at VIN	VIN increasing		2.6	2.8	V
POR <sub>HYS</sub>	POR <sub>EN</sub> Hysteresis	VIN decreasing		150		mV
VDD Regulator	r (VDD pin)					
V <sub>DD</sub>		$I_{VDD} = 5mA, VIN = 12V$	4.3	4.5	4.7	V
		$I_{VDD} = 5mA, VIN = 4.5V$	3.5	3.9	4.3	V
V <sub>DDILIM</sub>	VDD Current Limit		25	45		mA
UVLO/EN, OVL	.O Pins					
UVLO <sub>TH</sub>	UVLO threshold	V <sub>UVLO</sub> falling	1.147	1.16	1.173	V
UVLO <sub>HYS</sub>	UVLO hysteresis current	UVLO = 1V	18	23	28	μA
UVLO <sub>DEL</sub>	UVLO delay	Delay to GATE high		8		μs
		Delay to GATE low		20		
UVLO <sub>BIAS</sub>	UVLO bias current	UVLO = 3V			1	μA
OVLO <sub>TH</sub>	OVLO threshold	V <sub>OVLO</sub> rising	1.141	1.16	1.185	V
OVLO <sub>HYS</sub>	OVLO hysteresis current	OVLO = 1V	-28	-23	-18	μA
OVLO <sub>DEL</sub>	OVLO delay	Delay to GATE high		19		μs
		Delay to GATE low		9		
<b>OVLO<sub>BIAS</sub></b>	OVLO bias current	OVLO = 1V			1	μA
Power Good (F	PGD pin)	· · ·			. 1	
PGD <sub>VOL</sub>	Output low voltage	I <sub>SINK</sub> = 2 mA		25	60	mV

(1) Current out of a pin is indicated as a negative value.

(2) All limits are guaranteed. All electrical characteristics having room temperature limits are tested during production at T<sub>A</sub> = 25°C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.



www.ti.com

### **Electrical Characteristics (continued)**

Limits in standard type are for  $T_J = 25^{\circ}$ C only; limits in boldface type apply over the junction temperature ( $T_J$ ) range of -40°C to +85°C unless otherwise stated. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: VIN = 12V.<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
PGD <sub>IOH</sub>	Off leakage current	V <sub>PGD</sub> = 17V			1	μA
PGD <sub>DELAY</sub>	Power Good Delay	$V_{FB}$ to $V_{PG}$		115		ns
-B Pin						
FB <sub>TH</sub>	FB Threshold	V <sub>FB</sub> rising	1.141	1.167	1.19	V
FB <sub>HYS</sub>	FB Hysteresis Current		-31	-24	-18	μA
FB <sub>LEAK</sub>	Off Leakage Current	$V_{FB} = 1V$			1	μA
Power Limit (P	WR Pin)					
PWR <sub>LIM</sub>	Power limit sense voltage (VIN-SENSE)	SENSE-OUT = 12V, $R_{PWR}$ = 25 k $\Omega$	9	12.5	15	m٧
I <sub>PWR</sub>	PWR pin current	V <sub>PWR</sub> = 2.5V		-10		μA
R <sub>SAT(PWR)</sub>	PWR pin impedance when disabled	UVLO = 0.7V		180		Ω
Gate Control (C	GATE Pin)					
I <sub>GATE</sub>	Source current	Normal operation	-28	-22	-16	μA
	Fault Sink current	UVLO = 1V	1.5	2	2.5	mA
	POR Circuit Breaker sink current	VIN - SENSE = 150 mV or VIN < $R_{POR}$ , $V_{GATE}$ = 5V	105	190	275	mA
V <sub>GATE</sub>	Gate output voltage in normal operation	GATE voltage with respect to ground	17	18.8	20.3	V
OUT Pin						
I <sub>OUT-EN</sub>	OUT bias current, enabled	OUT = VIN, normal operation		16		μA
I <sub>OUT-DIS</sub>	OUT bias current, disabled <sup>(3)</sup>	Disabled, OUT = 0V, SENSE = VIN		-12		μA
Current Limit						
V <sub>CL</sub>	Threshold voltage	CL = GND	22.5	25	<b>27.5</b> mV	
		$CL = GND$ , $T_J = 10^{\circ}C$ to $85^{\circ}C$	23	25	27	
		CL = VDD	41	46	52	
t <sub>CL</sub>	Response time	VIN-SENSE stepped from 0 mV to 80 mV		1.2		μs
I <sub>SENSE</sub>	SENSE input current	Enabled, SENSE = OUT		33		μA
		Disabled, OUT = 0V		46		
		Enabled, OUT = 0V		45		
Circuit Breaker	, ,		,l			
V <sub>CB</sub>	Threshold voltage x 1.8	VIN - SENSE, CL = GND, CB = GND	35	45	55	m∖
	CB:CL Ratio	CB = GND	1.6	1.8	2	
V <sub>CB</sub>	Threshold voltage x 3.6	VIN - SENSE, CL = GND, CB = VDD	70	90	110	m∖
-	CB:CL Ratio	CB = VDD	3.1	3.6	4	
t <sub>CB</sub>	Response time	VIN - SENSE stepped from 0 mV to 150 mV, time to GATE low, no load		0.6	1.2	μs
Timer (TIMER p	pin)	·	•I			
V <sub>TMRH</sub>	Upper threshold		1.54	1.7	1.85	V
V <sub>TMRL</sub>	Lower threshold	Restart cycles	0.85	1.0	1.07	V
		End of eighth cycle		0.3		V
		Re-enable threshold		0.3		V

(3) OUT bias current (disabled) due to leakage current through an internal 0.9 MΩ resistance from SENSE to VOUT.



www.ti.com

### **Electrical Characteristics (continued)**

Limits in standard type are for  $T_J = 25^{\circ}$ C only; limits in boldface type apply over the junction temperature ( $T_J$ ) range of -40°C to +85°C unless otherwise stated. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: VIN = 12V.<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
I <sub>TIMER</sub>	Insertion time current	TIMER pin = 2V	-3	-5.5	-8	μA
	Sink current, end of insertion time		1.4	1.9	2.4	mA
	Fault detection current		-120	-90	-60	μA
	Fault sink current			2.8		μA
DC <sub>FAULT</sub>	Fault Restart Duty Cycle			0.67		%
t <sub>FAULT_DELAY</sub>	Fault to GATE low delay	TIMER pin reaches the upper threshold		17		μs
nternal Refere	nce					
V <sub>REF</sub>	Reference Voltage		2.703	2.73	2.757	V
ADC and MUX	-					
	Resolution			12		Bits
INL	Integral Non-Linearity	ADC only		+/-1		LSE
t <sub>AQUIRE</sub>	Acquisition + Conversion Time	Any channel		100		μs
t <sub>RR</sub>	Acquisition Round Robin Time	Cycle all channels		1		ms
elemetry Accu	uracy	· · ·			• •	
IIN <sub>FSR</sub>	Current input full scale range	CL = GND		30.2		m٧
-		CL = VDD		60.4		m∖
IIN <sub>LSB</sub>	Current input LSB	CL = GND		7.32		μV
		CL = VDD		14.64		μV
VAUX <sub>FSR</sub>	VAUX input full scale range			1.16		V
VAUX <sub>LSB</sub>	VAUX input LSB			283.2		μV
VIN <sub>FSR</sub>	Input voltage full scale range			18.7		V
VINLSB	Input voltage LSB			4.54		m∖
IIN <sub>ACC</sub>	Input Current Accuracy	VIN – SENSE = 25mV, CL = GND $T_J = 10^{\circ}C$ to 85°C	-1		+1	
		VIN – SENSE = 25mV, CL = GND	-1.2		+1	
		VIN – SENSE = 50mV, CL = GND	-1.8		+1.8	%
		VIN – SENSE = 5mV, CL = GND $T_J = 10^{\circ}$ C to 85°C	-5		+5	
V <sub>ACC</sub>	VAUX, VIN, VOUT Accuracy	VIN, VOUT = 12V, VAUX = 1V T <sub>J</sub> = 10°C to 85°C	-1		+1	%
		VIN, VOUT = 12V VAUX = 1V	-1		+1.2	70
PINACC	Input Power Accuracy	VIN = 12V, VIN – SENSE = 25mV, CL = GND, $T_J$ = 10°C to 85°C	-2		+2	%
		VIN = 12V, VIN - SENSE = 25mV, CL = GND	-2.3		+2	
Remote Diode	Temperature Sensor		-		1	
T <sub>ACC</sub>	Temperature Accuracy Using Local Diode	$T_A = 10^{\circ}C$ to $85^{\circ}C$		2	10	°C
	Remote Diode Resolution			9		bits
IDIODE	External Diode Current Source	High level		250	300	μA
		Low level		9.4		μA
	Diode Current Ratio			26		
MBus Pin Thr	esholds (SMBA, SDA, SCL)	*			• •	
VIL	Data, Clock Input Low Voltage				0.8	V
V <sub>IH</sub>	Data, Clock Input High Voltage		2.1		5.5	V



www.ti.com

### **Electrical Characteristics (continued)**

Limits in standard type are for  $T_J = 25^{\circ}$ C only; limits in boldface type apply over the junction temperature ( $T_J$ ) range of -40°C to +85°C unless otherwise stated. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: VIN = 12V.<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OL</sub>	Data Output Low Voltage	$I_{PULLUP} = 500 \ \mu A$	0		0.4	V
I <sub>LEAK</sub>	Input Leakage Current	SDA, $\overline{\text{SMBA}}$ , SCL = 5V			1	μA
Configuration	Pin Thresholds (CB, CL, RETRY)					
V <sub>IH</sub>	Threshold Voltage		3			V
I <sub>LEAK</sub>	Input Leakage Current	CL, CB, $\overline{\text{RETRY}} = 5V$			1	mA
Thermal						
θ <sub>JA</sub>	Junction to Ambient <sup>(4)</sup>			42.3		°C/W
θ <sub>JC</sub>	Junction to Case			9.5		°C/W

(4) Junction-to-ambient thermal resistance is highly application and board layout dependent. Specified thermal resistance values for the package specified is based on a 4-layer, 4"x3", 2/1/1/2 oz. Cu board as per JEDEC standards is used.

TEXAS INSTRUMENTS

www.ti.com



8



# .M25066A

SNVS700F - DECEMBER 2010 - REVISED FEBRUARY 2013

=50K; CL = VDD

25K; CL = GND

VIN = 2.9 to 12V

VIN = 17V



Unless otherwise specified, the following conditions apply:  $T_J = 25^{\circ}C$ ,  $V_{IN} = 12V$ . All graphs show junction temperature. **Power Limit Threshold** 



www.ti.com



Unless otherwise specified, the following conditions apply:  $T_J = 25^{\circ}C$ ,  $V_{IN} = 12V$ . All graphs show junction temperature.



1V/DIV

10V/DIV 10V/DIV

2.5A/DIV

### SNVS700F - DECEMBER 2010 - REVISED FEBRUARY 2013



EXAS **ISTRUMENTS** 

www.ti.com



### **Typical Performance Characteristics (continued)**



www.ti.com

VDD

VREF

#### SENSE PGD OUT N Ë 24 II A LM25066 VDD REG REF Charge 1/16 GEN Pump S/H 1/16 AMUX 12bit 25 m\ ADC 22 μA Current Limi Gate Threshold 2 n Contro MO Power Limi $\frac{1}{1}$ 10 μA Threshold 5.5 uA Insertion

**BLOCK DIAGRAM** 



### FUNCTIONAL DESCRIPTION

The inline protection functionality of the LM25066A is designed to control the in-rush current to the load upon insertion of a circuit card into a live backplane or other "hot" power source, thereby limiting the voltage sag on the backplane's supply voltage and the dV/dt of the voltage applied to the load. Effects on other circuits in the system are minimized, preventing possible unintended resets. A controlled shutdown when the circuit card is removed can also be implemented using the LM25066A.

In addition to a programmable current limit, the LM25066A monitors and limits the maximum power dissipation in the series pass device to maintain operation within the device Safe Operating Area (SOA). Either current limiting or power limiting for an extended period of time results in the shutdown of the series <u>pass device</u>. In this event, the LM25066A can latch off or repetitively retry based on the hardware setting of the RETRY pin. Once started, the number of retries can be set to none, 1, 2, 4, 8, 16, or infinite. The circuit breaker function quickly switches off the series pass device upon detection of a severe over-current condition. Programmable under-voltage lockout (UVLO) and over-voltage lockout (OVLO) circuits shut down the LM25066A when the system input voltage is outside the desired operating range.

#### Copyright © 2010–2013, Texas Instruments Incorporated

TEXAS INSTRUMENTS

SNVS700F – DECEMBER 2010 – REVISED FEBRUARY 2013

www.ti.com

The telemetry capability of the LM25066A provides intelligent monitoring of the input voltage, output voltage, input current, input power, temperature, and an auxiliary input. The LM25066A also provides a peak capture of the input power and programmable hardware averaging of the input voltage, current, power, and output voltage. Warning thresholds which trigger the SMBA pin may be programmed for input and output voltage, current, power and temperature via the PMBus interface. Additionally, the LM25066A is capable of detecting damage to the external MOSFET,  $Q_1$ .



Figure 32. Typical Application Circuit

### **Power Up Sequence**

The VIN operating range of the LM25066A is +2.9V to +17V with transient capability to +24V. Referring to Figure 32 and Figure 33, as the voltage at VIN initially increases, the external N-channel MOSFET ( $Q_1$ ) is held off by an internal 190 mA pull-down current at the GATE pin. The strong pull-down current at the GATE pin prevents an inadvertent turn-on as the MOSFET's gate-to-drain (Miller) capacitance is charged. Additionally, the TIMER pin is initially held at ground. When the VIN voltage reaches the POR threshold, the insertion time begins. During the insertion time, the capacitor at the TIMER pin ( $C_T$ ) is charged by a 5.5 µA current source and  $Q_1$  is held off by a 2 mA pull-down current at the GATE pin regardless of the input voltage. The insertion time delay allows ringing and transients at VIN to settle before  $Q_1$  is enabled. The insertion time ends when the TIMER pin voltage reaches 1.7V.  $C_T$  is then quickly discharged by an internal 1.9 mA pull-down current. The GATE pin then switches on  $Q_1$  when the input voltage,  $V_{SYS}$ , exceeds the UVLO threshold. If  $V_{SYS}$  is above the UVLO threshold at the end of the insertion time,  $Q_1$  switches on at that time. The GATE pin charge pump sources 22 µA to charge the gate capacitance of  $Q_1$ . The maximum voltage at the GATE pin with respect to ground is limited by an internal 18.8V zener diode.

As the voltage at the OUT pin increases, the LM25066A monitors the drain current and power dissipation of MOSFET  $Q_1$ . Inrush current limiting and/or power limiting circuits actively control the current delivered to the load. During the inrush limiting interval ( $t_2$  in Figure 33), an internal 90  $\mu$ A fault timer current source charges  $C_T$ . If  $Q_1$ 's power dissipation and the input current reduce below their respective limiting thresholds before the TIMER pin reaches 1.7V, the 90  $\mu$ A current source is switched off and  $C_T$  is discharged by the internal 2.8  $\mu$ A current sink ( $t_3$  in Figure 33). The PGD pin switches high when the voltage at FB exceeds its rising threshold of 1.167V.



SNVS700F - DECEMBER 2010 - REVISED FEBRUARY 2013

If the TIMER pin voltage reaches 1.7V before inrush current limiting or power limiting ceases during  $t_2$ , a fault is declared and  $Q_1$  is turned off. See Fault Timer and Restart for a complete description of the fault mode.

The LM25066A will pull the SMBA pin low after the input voltage has exceeded its POR threshold to indicate that the volatile memory and device settings are in their default state. The CONFIG\_PRESET bit within the STATUS\_MFR\_SPECIFIC register (80h) indicates default configuration of warning thresholds and device operation and will remain set until a CLEAR\_FAULTS command is received.



Figure 33. Power Up Sequence (Current Limit Only)

# Gate Control

A charge pump provides the voltage at the GATE pin to enhance the N-Channel MOSFET's gate. During normal operating conditions ( $t_3$  in Figure 33), the gate of  $Q_1$  is held charged by an internal 22 µA current source. The voltage at the GATE pin (with respect to ground) is limited by an internal 18.8 V zener diode. See the graph "GATE Pin Voltage" provided previously. Since the gate-to-source voltage applied to  $Q_1$  could be as high as 18.8 V during various conditions, a zener diode with the appropriate voltage rating must be added between the GATE and OUT pins if the maximum V<sub>GS</sub> rating of the selected MOSFET is less than 18.8 V. The external zener diode must have a forward current rating of at least 190 mA. When the system voltage is initially applied, the GATE pin is held low by a 190 mA pull-down current. This helps prevent an inadvertent turn-on of the MOSFET through its drain-gate capacitance as the applied system voltage increases.

During the insertion time ( $t_1$  in Figure 33), the GATE pin is held low by a 2 mA pull-down current. This maintains  $Q_1$  in the off-state until the end of  $t_1$ , regardless of the voltage at VIN or UVLO. Following the insertion time, during  $t_2$  in Figure 33, the gate voltage of  $Q_1$  is controlled to keep the current or power dissipation level from exceeding the programmed levels. While in the current or power limiting mode, the TIMER pin capacitor is charging. If the current and power limiting cease before the TIMER pin reaches 1.7V, the TIMER pin capacitor

Copyright © 2010–2013, Texas Instruments Incorporated



www.ti.com

then discharges, and the circuit begins normal operation. If the inrush limiting condition persists such that the TIMER pin reached 1.7V during  $t_2$ , the GATE pin is then pulled low by the 190 mA pull-down current. The GATE pin is then <u>held low</u> until either a power up sequence is initiated (RETRY pin to VDD) or an automatic retry is attempted (RETRY pin to GROUND). See Fault Timer and Restart. If the system input voltage falls below the UVLO threshold or rises above the OVLO threshold, the GATE pin is pulled low by the 2 mA pull-down current to switch off  $Q_1$ .

# **Current Limit**

The current limit threshold is reached when the voltage across the sense resistor  $R_S$  (VIN to SENSE) exceeds the internal voltage limit of 25 mV or 46 mV depending on whether the CL pin is connected to GND or VDD, respectively. In the current limiting condition, the GATE voltage is controlled to limit the current in MOSFET Q<sub>1</sub>. While the current limit circuit is active, the fault timer is active as described in Fault Timer and Restart. If the load current falls below the current limit threshold before the end of the Fault Timeout Period, the LM25066A resumes normal operation. If the current limit condition persists for longer than the Fault Timeout Period set by the timer capacitor, C<sub>T</sub>, the IIN OC FAULT bit in the STATUS\_INPUT (7Ch) register, the INPUT bit in the STATUS\_WORD (79h) register, and the IIN\_OC/PFET\_OP\_FAULT bit in the DIAGNOSTIC\_WORD (E1h) register will all be toggled high, and SMBA pin will be pulled low unless this feature is disabled using the ALERT\_MASK (D8h) register. For proper operation, the R<sub>S</sub> resistor value should be less than 200 m $\Omega$ . Higher values may create instability in the current limit control loop. The current limit threshold pin value may be overridden by setting appropriate bits in the DEVICE\_SETUP register (D9h).

### **Circuit Breaker**

If the load current increases rapidly (for example, the load is short circuited), the current in the sense resistor ( $R_S$ ) may exceed the current limit threshold before the current limit control loop is able to respond. If the current exceeds 1.8 or 3.6 times (user settable) the current limit threshold,  $Q_1$  is quickly switched off by the 190 mA pull-down current at the GATE pin and a Fault Timeout Period begins. When the voltage across  $R_S$  falls below the threshold, the 190 mA pull-down current at the GATE pin is switched off and the gate voltage of  $Q_1$  is then determined by the current limit or power limit functions. If the TIMER pin reaches 1.7V before the current limiting or power limiting condition ceases,  $Q_1$  is switched off by the 2 mA pull-down current at the GATE pin as described in Fault Timer and Restart. A circuit breaker event will cause the CIRCUIT\_BREAKER\_FAULT bit in the STATUS\_MFR\_SPECIFIC (80h) and DIAGNOSTIC\_WORD (E1h) registers to be toggled high and SMBA pin will be pulled low unless this feature is disabled using the ALERT\_MASK (D8h) register. The circuit breaker pin configuration may be overridden by setting appropriate bits in the DEVICE\_SETUP (D9h) register.

### **Power Limit**

An important feature of the LM25066A is the MOSFET power limiting. The Power Limit function can be used to maintain the maximum power dissipation of MOSFET  $Q_1$  within the device SOA rating. The LM25066A determines the power dissipation in  $Q_1$  by monitoring its drain-source voltage (SENSE to OUT), and the drain current through  $R_S$  (VIN to SENSE). The product of the current and voltage is compared to the power limit threshold programmed by the resistor at the PWR pin. If the power dissipation reaches the limiting threshold, the GATE voltage is controlled to regulate the current in  $Q_1$ . While the power limit condition persists for longer than the Fault Timeout Period set by the timer capacitor,  $C_T$ , the IIN OC FAULT bit in the STATUS\_INPUT (7Ch) register, the INPUT bit in the STATUS\_WORD (79h) register, and the IIN\_OC/PFET\_OP\_FAULT bit in the DIAGNOSTIC\_WORD (E1h) register will all be toggled high, and SMBA pin will be pulled low unless this feature is disabled using the ALERT\_MASK (D8h) register.

### Fault Timer and Restart

When the current limit or power limit threshold is reached during turn-on, or as a result of a fault condition, the gate-to-source voltage of  $Q_1$  is controlled to regulate the load current and power dissipation in  $Q_1$ . When either limiting function is active, a 90 µA fault timer current source charges the external capacitor ( $C_T$ ) at the TIMER pin as shown in Figure 35 (Fault Timeout Period). If the fault condition subsides during the Fault Timeout Period before the TIMER pin reaches 1.7V, the LM25066A returns to the normal operating mode and  $C_T$  is discharged by the 1.9 mA current sink. If the TIMER pin reaches 1.7V during the Fault Timeout Period,  $Q_1$  is switched off by a 2 mA pull-down current at the GATE pin. The subsequent restart procedure then depends on the selected retry configuration.



#### SNVS700F-DECEMBER 2010-REVISED FEBRUARY 2013

If the RETRY pin is high, the LM25066A latches the GATE pin low at the end of the Fault Timeout Period.  $C_T$  is then discharged to ground by the 2.8 µA fault current sink. The GATE pin is held low by the 2 mA pull-down current until a power up sequence is externally initiated by cycling the input voltage (V<sub>SYS</sub>), or momentarily pulling the UVLO/EN pin below its threshold with an open-collector or open-drain device as shown in Figure 34. The voltage at the TIMER pin must be <0.3V for the restart procedure to be effective. The TIMER\_LATCHED\_OFF bit in the DIAGNOSTIC WORD (E1h) register will remain high while the latched off condition persists.



Figure 34. Latched Fault Restart Control

The LM25066A provides an automatic restart sequence which consists of the TIMER pin cycling between 1.7V and 1V seven times after the Fault Timeout Period, as shown in Figure 35. The period of each cycle is determined by the 90  $\mu$ A charging current, and the 2.8  $\mu$ A discharge current, and the value of the capacitor C<sub>T</sub>. When the TIMER pin reaches 0.3V during the eighth high-to-low ramp, the 22  $\mu$ A current source at the GATE pin turns on Q<sub>1</sub>. If the fault condition is still present, the Fault Timeout Period and the restart sequence repeat. The RETRY pin allows selecting no retries or infinite retries. Finer control of the retry behavior can be achieved through the DEVICE\_SETUP (D9h) register. Retry counts of 0, 1, 2, 4, 8, 16 or infinite may be selected by setting the appropriate bits in the DEVICE\_SETUP (D9h) register.





### Under-Voltage Lockout (UVLO)

The series pass MOSFET (Q<sub>1</sub>) is enabled when the input supply voltage (V<sub>SYS</sub>) is within the operating range defined by the programmable under-voltage lockout (UVLO) and over-voltage lockout (OVLO) levels. Typically the UVLO level at V<sub>SYS</sub> is set with a resistor divider (R1-R3) as shown in Figure 36. Refering to the Block Diagram when V<sub>SYS</sub> is below the UVLO level, the internal 23  $\mu$ A current source at UVLO is enabled, the current source at OVLO is off, and Q<sub>1</sub> is held off by the 2 mA pull-down current at the GATE pin. As V<sub>SYS</sub> is increased, raising the voltage at UVLO above its threshold the 23  $\mu$ A current source at UVLO is switched off, increasing the voltage at UVLO, providing hysteresis for this threshold. With the UVLO/EN pin above its threshold, Q<sub>1</sub> is switched on by the 22  $\mu$ A current source at the GATE pin if the insertion time delay has expired.

Copyright © 2010–2013, Texas Instruments Incorporated



See APPLICATION SECTION for a procedure to calculate the values of the threshold setting resistors (R1-R3). The minimum possible UVLO level at  $V_{SYS}$  can be set by connecting the UVLO/EN pin to VIN. In this case  $Q_1$  is enabled after the insertion time when the voltage at VIN reaches the POR threshold. After power up, an UVLO condition will toggle high the VIN UV FAULT bit high in the STATUS\_INPUT (7Ch) register, the INPUT bit in the STATUS\_WORD (79h) register, and the VIN\_UNDERVOLTAGE\_FAULT bit in the DIAGNOSTIC\_WORD (E1h) registers, and SMBA pin will be pulled low unless this feature is disabled using the ALERT\_MASK (D8h) register.

### **Over-Voltage Lockout (OVLO)**

The series pass MOSFET (Q<sub>1</sub>) is enabled when the input supply voltage (V<sub>SYS</sub>) is within the operating range defined by the programmable under-voltage lockout (UVLO) and over-voltage lockout (OVLO) levels. If V<sub>SYS</sub> raises the OVLO pin voltage above its threshold, Q<sub>1</sub> is switched off by the 2 mA pull-down current at the GATE pin, denying power to the load. When the OVLO pin is above its threshold, the internal 23  $\mu$ A current source at OVLO is switched on, raising the voltage at OVLO to provide threshold hysteresis. When V<sub>SYS</sub> is reduced below the OVLO level, Q<sub>1</sub> is re-enabled. An OVLO condition will toggle high the VIN OV FAULT bit high in the STATUS\_INPUT (7Ch) register, the INPUT bit in the STATUS\_WORD (79h) register, and the VIN\_OVERVOLTAGE\_FAULT bit in the DIAGNOSTIC\_WORD (E1h) registers, and the SMBA pin will be pulled low unless this feature is disabled using the ALERT\_MASK (D8h) register.

See APPLICATION SECTION for a procedure to calculate the threshold setting resistor values.

### Shutdown Control

The load current can be remotely switched off by taking the UVLO/EN pin below its threshold with an open collector or open drain device, as shown in Figure 36. Upon releasing the UVLO/EN pin, the LM25066A switches on the load current with inrush current and power limiting.



Figure 36. Shutdown Control

### **Power Good**

The Power Good indicator (PGD) is connected to the drain of an internal N-channel MOSFET capable of sustaining 17V in the off-state, and transients up to 20V. An external pull-up resistor is required at PGD to an appropriate voltage to indicate the status to downstream circuitry. The off-state voltage at the PGD pin can be higher or lower than the voltages at VIN and OUT. PGD is switched high when the voltage at the FB pin exceeds the PGD threshold voltage. Typically the output voltage threshold is set with a resistor divider from output to feedback, although the monitored voltage need not be the output voltage. Any other voltage can be monitored as long as the voltage at the FB pin does not exceed its maximum rating. Referring to the Block Diagram, when the voltage at the FB pin is below its threshold, the 24 µA current source at FB is disabled. As the output voltage increases, taking FB above its threshold, the current source is enabled, sourcing current out of the pin, raising the voltage at FB to provide threshold hysteresis. The PGD output is forced low when either the UVLO/EN pin is below its threshold or the OVLO pin is above its threshold. The status of the PGD pin can be read via the PMBus<sup>™</sup> interface in either the STATUS\_WORD (79h) or DIAGNOSTIC\_WORD (E1h) registers.



### **VDD Sub-Regulator**

The LM25066A contains an internal linear sub-regulator which steps down the input voltage to generate a 4.5V rail used for powering low voltage circuitry. When the input voltage is below 4.5V, VDD will track VIN. For input voltages 3.3V and below, VDD should be tied directly to VIN to avoid the dropout of the sub-regulator. The VDD sub-regulator should be used as the pull-up supply for the CL, CB, RETRY, ADR2, ADR1, ADR0 pins if they are to be tied high. It may also be used as the pull-up supply for the PGD and the SMBus signals (SDA, SCL, SMBA). The VDD sub-regulator is not designed to drive high currents and should not be loaded with other integrated circuits. The VDD pin is current limited to 45mA in order to protect the LM25066A in the event of a short. The sub-regulator requires a bypass capacitance having a value between 1  $\mu$ F and 4.7  $\mu$ F to be placed as close to the VDD pin as the PCB layout allows.

### **Remote Temperature Sensing**

The LM25066A is designed to measure temperature remotely using an MMBT3904 NPN transistor. The base and collector of the MMBT3904 are connected to the DIODE pin and the emmiter is grounded. Place the MMBT3904 near the device whose temperature is to be monitored. If the temperature of the hot-swap pass MOSFET, Q<sub>1</sub>, is to be measured, the MMBT3904 should be placed as close to Q<sub>1</sub> as the layout allows. The temperature is measured by means of a change in the diode voltage in response to a step in current supplied by the DIODE pin. The DIODE pin sources a constant 9.4 µA but pulses 250 µA once every millisecond in order to measure the diode temperature. Care must be taken in the PCB layout to keep the parasitic resistance between the DIODE pin and the MMBT3904 low so as not to degrade the measurement. Additionally, a small 1000 pF bypass capacitor should be placed in parallel with the MMBT3904 to reduce the effects of noise. The temperature can be read using the READ\_TEMPERATURE\_1 PMBus command (8Dh). The default limits of the LM25066A will cause SMBA pin to be pulled low if the measured temperature exceeds 125°C and will disable the hot-swap pass MOSFET if the temperature exceeds 150°C. These thresholds can be reprogrammed via the PMBus interface using the OT\_WARN\_LIMIT (51h) and OT\_FAULT\_LIMIT (4Fh) commands. If the temperature measurement and protection capability of the LM25066A is not used, the DIODE pin should be grounded.

### Damaged MOSFET Detection

The LM25066A is able to detect whether the external MOSFET,  $Q_1$ , is damaged under certain conditions. If the voltage across the sense resistor exceeds 4mV while the GATE voltage is low or the internal logic indicates that the GATE should be low, the EXT\_MOSFET\_SHORTED bit in the STATUS\_MFR\_SPECIFIC (80h) and DIAGNOSTIC\_WORD (E1h) registers will be toggled high and the SMBA pin will be pulled low unless this feature is disabled using the ALERT\_MASK register (D8h). This method effectively determines whether  $Q_1$  is shorted because of damage present between the drain and gate and/or drain and source of the external MOSFET.

### **Enabling/Disabling and Resetting**

The output can be disabled at any time during normal operation by either pulling the UVLO/EN pin to below its threshold or the OVLO pin above its threshold, causing the GATE voltage to be forced low with a pull-down strength of 2mA. Toggling the UVLO/EN pin will also reset the LM25066A from a latched-off state due to an over-current or over-power limit condition which has caused the maximum allowed number of retries to be exceeded. While the UVLO/EN or OVLO pins can be used to disable the output, they have no effect on the volatile memory or address location of the LM25066A. User stored values for address, device operation, and warning and fault levels programmed via the SMBus are preserved while the LM25066A is powered, regardless of the state of the UVLO/EN and OVLO pins. The output may also be enabled or disabled by writing 80h or 0h to the OPERATION (03h) register. To re-enable after a fault, the fault condition should be cleared and the OPERATION (03h) register should be written to 0h and then 80h.

The SMBus address of the LM25066A is captured based on the states of the ADR0, ADR1, and ADR2 pins (GND, NC, VDD) during turn-on and is latched into a volatile register once VDD has exceeded its POR threshold of 2.6V. Reassigning or postponing the address capture is accomplished by holding the VREF pin to ground. Pulling the VREF pin low will also reset the logic and erase the volatile memory of the LM25066A. Once released, the VREF pin will charge up to its final value and the address will be latched into a volatile register once the voltage at the VREF exceeds 2.4V.

TEXAS INSTRUMENTS

SNVS700F - DECEMBER 2010 - REVISED FEBRUARY 2013

www.ti.com



Figure 37. Typical Application Circuit

### **DESIGN-IN PROCEDURE**

(Refer to Figure 37 for Typical Application Circuit) Shown here is the step-by-step procedure for hardware design of the LM25066A. This procedure refers to sections that provide detailed information on the following design steps. The recommended design-in procedure is as follows:

**MOSFET Selection:** Determine MOSFET value based on breakdown voltage, current and power ratings.

**Current Limit,**  $R_s$ : Determine the current limit threshold ( $I_{LIM}$ ). This threshold must be higher than the normal maximum load current, allowing for tolerances in the current sense resistor value and the LM25066A Current Limit threshold voltage. Use Equation 1 to determine the value for  $R_s$ .

**Power Limit Threshold:** Determine the maximum allowable power dissipation for the series pass MOSFET ( $Q_1$ ) using the device's SOA information. Use Equation 2 to determine the value for  $R_{PWR}$ .

**Turn-On Time and TIMER Capacitor, C<sub>T</sub>:** Determine the value for the timing capacitor at the TIMER pin (C<sub>T</sub>) using Equation 8. The fault timeout period ( $t_{FAULT}$ ) **MUST** be longer than the circuit's turn-on time. The turn-on time can be estimated using the equations in TURN-ON TIME, but should be verified experimentally. Review the resulting insertion time, and the restart timing if retry is enabled.

**UVLO, OVLO:** Choose option A, B, C, or D from UVLO, OVLO to set the UVLO and OVLO thresholds and hysteresis. Use the procedure for the appropriate option to determine the resistor values at the UVLO/EN and OVLO pins.

**Power Good:** Choose the appropriate output voltage and calculate the required resistor divider from the output voltage to the FB pin. Choose either VDD or OUT to connect properly sized pull-up resistor for the Power Good output (PGD).



**Refer to Programming Guide section:** After all hardware design is complete, refer to the programming guide for a step by step procedure regarding software.

### **MOSFET SELECTION**

It is recommended that the external MOSFET  $(Q_1)$  selection be based on the following criteria:

- The BV<sub>DSS</sub> rating should be greater than the maximum system voltage (V<sub>SYS</sub>), plus ringing and transients which can occur at V<sub>SYS</sub> when the circuit card, or adjacent cards, are inserted or removed.
- The maximum continuous current rating should be based on the current limit threshold (for example, 25 mV/R<sub>s</sub>), not the maximum load current, since the circuit can operate near the current limit threshold continuously.
- The Pulsed Drain Current spec (I<sub>DM</sub>) must be greater than the current threshold for the circuit breaker function (45 mV/R<sub>s</sub> when CL = CB = GND).
- The SOA (Safe Operating Area) chart of the device and the thermal properties should be used to determine the maximum power dissipation threshold set by the R<sub>PWR</sub> resistor. The programmed maximum power dissipation should have a reasonable margin from the maximum power defined by the MOSFET's SOA curve (if the device is set to infinitely retry, the MOSFET will be repeatedly stressed during fault restart cycles). The MOSFET manufacturer should be consulted for guidelines.
- R<sub>DS(on)</sub> should be sufficiently low such that the power dissipation at maximum load current (I<sub>LIM</sub><sup>2</sup> x R<sub>DS(on)</sub>) does not raise its junction temperature above the manufacturer's recommendation.
- The gate-to-source voltage provided by the LM25066A can be as high as 18.8V at turn-on when the output voltage is zero. At turn-off the reverse gate-to-source voltage will be equal to the output voltage at the instant the GATE pin is pulled low. If the device chosen for Q<sub>1</sub> is not rated for these voltages, an external zener diode must be added from its gate to source, with the zener voltage less than the device maximum V<sub>GS</sub> rating. The zener diode's working voltage protects the MOSFET during turn-on, and its forward voltage protects the MOSFET during must be at least 190 mA to conduct the GATE pull-down current when a circuit breaker condition is detected.

### CURRENT LIMIT (R<sub>s</sub>)

The LM25066A monitors the current in the external MOSFET  $Q_1$  by measuring the voltage across the sense resistor ( $R_s$ ), connected from VIN to SENSE. The required resistor value is calculated from:

$$R_{S} = \frac{V_{CL}}{I_{LIM}}$$
(1)

where  $I_{LIM}$  is the desired current limit threshold. If the voltage across  $R_S$  reaches  $V_{CL}$ , the current limit circuit modulates the gate of  $Q_1$  to regulate the current at  $I_{LIM}$ . While the current limiting circuit is active, the fault timer is active as described in Fault Timer and Restart. For proper operation,  $R_S$  must be less than 200 m $\Omega$ .

 $V_{CL}$  can be set to either 25mV or 46mV via hardware and/or software. This setting defaults to use of CL pin which when grounded is 25mV or high is 46mV. The value when powered can be set via the PMBus with the MFR\_SPECIFIC\_DEVICE\_SETUP command, which defaults to the 25mV setting.

Once the desired setting is known, calculate the shunt based on that input voltage and maximum current. While the maximum load current in normal operation can be used to determine the required power rating for resistor  $R_S$ , basing it on the current limit value provides a more reliable design since the circuit can operate near the current limit threshold continuously. The resistor's surge capability must also be considered since the circuit breaker threshold is 1.8 or 3.6 times the current limit threshold.

Connections from  $R_S$  to the LM25066A should be made using Kelvin techniques. In the suggested layout of Figure 38, the small pads at the lower corners of the sense resistor connect only to the sense resistor terminals and not to the traces carrying the high current. With this technique, only the voltage across the sense resistor is applied to VIN and SENSE, eliminating the voltage drop across the high current solder connections.



www.ti.com



Figure 38. Sense Resistor Connections

### POWER LIMIT THRESHOLD

The LM25066A determines the power dissipation in the external MOSFET ( $Q_1$ ) by monitoring the drain current (the current in  $R_S$ ) and the  $V_{DS}$  of  $Q_1$  (SENSE to OUT pins). The resistor at the PWR pin ( $R_{PWR}$ ) sets the maximum power dissipation for  $Q_1$  and is calculated from Equation 2.

 $R_{PWR}$  = 1.71 x 10<sup>5</sup> x  $R_S$  x  $P_{MOSFET(LIM)}$ 

(2)

where  $P_{\text{MOSFET(LIM)}}$  is the desired power limit threshold for  $Q_1$  and  $R_S$  is the current sense resistor described in the Current Limit section. For example, if  $R_S$  is 10 m $\Omega$ , and the desired power limit threshold is 20W,  $R_{\text{PWR}}$ calculates to 34.2 k $\Omega$ . If  $Q_1$ 's power dissipation reaches the threshold,  $Q_1$ 's gate is modulated to regulate the load current, keeping  $Q_1$ 's power from exceeding the threshold. For proper operation of the power limiting feature,  $R_{\text{PWR}}$  must be  $\leq 150 \text{ k}\Omega$ . While the power limiting circuit is active, the fault timer is active as described in Fault Timer and Restart. Typically, power limit is reached during startup or if the output voltage falls becasue of a severe overload or short circuit. The programmed maximum power dissipation should have a reasonable margin from the maximum power defined by the SOA chart, especially if retry is enabled since the MOSFET will be repeatedly stressed during fault restart cycles. The MOSFET manufacturer should be consulted for guidelines. If the application does not require use of the power limit function, the PWR pin can be left open. The accuracy of the power limit function at turn-on may degrade if a very low value power dissipation limit is set. The reason for this caution is that the voltage across the sense resistor, which is monitored and regulated by the power limit circuit, is lowest at turn-on when the regulated current is at a minimum. The voltage across the sense resistor during power limit can be expressed as follows:

$$V_{\text{SENSE}} = I_{\text{L}} \times R_{\text{S}} = \frac{R_{\text{PWR}}}{1.71 \times 10^5 \times V_{\text{DS}}} = \frac{R_{\text{S}} \times P_{\text{FET(LIM)}}}{V_{\text{DS}}}$$
(3)

where  $I_L$  is the current in  $R_S$ , and  $V_{DS}$  is the voltage across  $Q_1$ . For example, if the power limit is set at 20W with  $R_S = 10 \text{ m}\Omega$  and  $V_{DS} = 15V$ , the sense resistor voltage calculates to 13.3 mV, which is comfortably regulated by the LM25066A. However, if the power limit is set lower (for example, 2W), the sense resistor voltage calculates to 1.33 mV. At this low level, noise and offsets within the LM25066A may degrade the power limit accuracy. To maintain accuracy, the sense resistor voltage should not be less than 5 mV.

### **TURN-ON TIME**

The output turn-on time depends on whether the LM25066A operates in current limit, or in both power limit and current limit, during turn-on.

**A)** Turn-on with current limit only: The current limit threshold ( $I_{LIM}$ ) is determined by the current sense resistor ( $R_S$ ). If the current limit threshold is less than the current defined by the power limit threshold at maximum  $V_{DS}$ , the circuit operates at the current limit threshold only during turn-on. Referring to Figure 39A, as the load current reaches  $I_{LIM}$ , the gate-to-source voltage is controlled at  $V_{GSL}$  to maintain the current at  $I_{LIM}$ . As the output voltage reaches its final value ( $V_{DS} \cong 0V$ ) the drain current reduces to its normal operating value. The time for the OUT pin voltage to transition from zero volts to  $V_{SYS}$  is equal to:



www.ti.com

$$t_{ON} = \frac{V_{SYS} \times C_L}{I_{LIM}}$$

where  $C_L$  is the load capacitance. For example, if  $V_{SYS} = 12V$ ,  $C_L = 1000 \ \mu$ F, and  $I_{LIM} = 1A$ ,  $t_{ON}$  calculates to 12 ms. The maximum instantaneous power dissipated in the MOSFET is 12W. This calculation assumes the time from  $t_1$  to  $t_2$  in Figure 40(a) is small compared to  $t_{ON}$ , and the load does not draw any current until after the output voltage has reached its final value, and PGD switches high (Figure 39A). The Fault Timeout Period must be set longer than  $t_{ON}$  to prevent a fault shutdown before the turn-on sequence is complete.

If the load draws current during the turn-on sequence (Figure 39B), the turn-on time is longer than the above calculation and is approximately equal to:

$$t_{\text{ON}} = -(\text{R}_{\text{L}} \times \text{C}_{\text{L}}) \times \text{In}\left[\frac{(\text{I}_{\text{LIM}} \times \text{R}_{\text{L}}) - \text{V}_{\text{SYS}}}{(\text{I}_{\text{LIM}} \times \text{R}_{\text{L}})}\right]$$

(5)

(4)

where  $R_L$  is the load resistance. The Fault Timeout Period must be set longer than  $t_{ON}$  to prevent a fault shutdown before the turn-on sequence is complete.



Figure 39. Load Current During Turn-On

**B)** Turn-On with Power Limit and Current Limit: The maximum allowed power dissipation in  $Q_1$  (P<sub>MOSFET(LIM)</sub>) is defined by the resistor at the PWR pin and the current sense resistor R<sub>S</sub>. See POWER LIMIT THRESHOLD. If the current limit threshold (I<sub>LIM</sub>) is higher than the current defined by the power limit threshold at maximum V<sub>DS</sub> (P<sub>MOSFET(LIM</sub>/V<sub>SYS</sub>), the circuit operates initially in the power limit mode when the V<sub>DS</sub> of  $Q_1$  is high and then transitions to current limit mode as the current increases to I<sub>LIM</sub> and V<sub>DS</sub> decreases. Assuming the load (R<sub>L</sub>) is not connected during turn-on, the time for the output voltage to reach its final value is approximately equal to:

$$t_{ON} = \frac{C_L \times V_{SYS}^2}{2 \times P_{MOSFET(LIM)}} + \frac{C_L \times P_{MOSFET(LIM)}}{2 \times I_{LIM}^2}$$
(6)

For example, if  $V_{SYS} = 12V$ ,  $C_L = 1000 \ \mu\text{F}$ ,  $I_{LIM} = 1A$ , and  $P_{MOSFET(LIM)} = 10W$ ,  $t_{ON}$  calculates to approximately 12.2 ms, and the initial current level ( $I_P$ ) is approximately 0.83A. The Fault Timeout Period must be set longer than  $t_{ON}$ .

Texas Instruments

SNVS700F - DECEMBER 2010-REVISED FEBRUARY 2013

www.ti.com

(8)



Figure 40. MOSFET Power Up Waveforms

## TIMER CAPACITOR, C<sub>T</sub>

The TIMER pin capacitor ( $C_T$ ) sets the timing for the insertion time delay, fault timeout period, and the restart timing of the LM25066A.

A) Insertion Delay -Upon applying the system voltage ( $V_{SYS}$ ) to the circuit, the external MOSFET ( $Q_1$ ) is held off during the insertion time ( $t_1$  in Figure 33) to allow ringing and transients at  $V_{SYS}$  to settle. Since each backplane's response to a circuit card plug-in is unique, the worst case settling time must be determined for each application. The insertion time starts when VIN reaches the POR threshold, at which time the internal 5.5  $\mu$ A current source charges  $C_T$  from 0V to 1.7V. The required capacitor value is calculated from:

$$C_{T} = \frac{t_{1} \times 5.5 \ \mu A}{1.7 \text{V}} = t_{1} \times 3.2 \times 10^{-6} \tag{7}$$

For example, if the desired insertion delay is 250 ms,  $C_T$  calculates to 0.8  $\mu$ F. At the end of the insertion delay,  $C_T$  is quickly discharged by a 1.9 mA current sink.

**B)** Fault Timeout Period -During inrush current limiting or upon detection of a fault condition where the current limit and/or power limit circuits regulate the current through  $Q_1$ , the fault timer current source (90  $\mu$ A) is switched on to charge  $C_T$ . The Fault Timeout Period is the time required for the TIMER pin voltage to reach 1.7V, at which time  $Q_1$  is switched off. The required capacitor value for the desired Fault Timeout Period t<sub>FAULT</sub> is calculated from:

$$C_{T} = \frac{t_{FAULT} \times 90 \ \mu A}{1.7V} = t_{FAULT} \times 5.3 \times 10^{-5}$$

For example, if the desired Fault Timeout Period is 15 ms,  $C_T$  calculates to 0.8 µF.  $C_T$  is discharged by the 2.8 µA current sink at the end of the Fault Timeout Period. After the Fault Timeout Period, if retry is disabled, the LM25066A latches the GATE pin low until a power up sequence is initiated by external circuitry. When the Fault Timeout Period of the LM25066A expires, a restart sequence starts as described below (Restart Timing). During consecutive cycles of the restart sequence, the fault timeout period is shorter than the initial fault timeout period described above by approximately 20% since the voltage at the TIMER pin starts ramping up from 0.3V rather than ground.

Since the LM25066A normally operates in power limit and/or current limit during a power up sequence, the Fault Timeout Period **MUST** be longer than the time required for the output voltage to reach its final value. See the Turn-On Time section.

**C)** Restart Timing -For the LM25066A, after the Fault Timeout Period described above,  $C_T$  is discharged by the 2.8 µA current sink to 1V. The TIMER pin then cycles through seven additional charge/discharge cycles between 1V and 1.7V as shown in Figure 35. The restart time ends when the TIMER pin voltage reaches 0.3V during the final high-to-low ramp. The restart time, after the Fault Timeout Period, is equal to:



LM25066A

SNVS700F - DECEMBER 2010 - REVISED FEBRUARY 2013

$$t_{\text{RESTART}} = C_{\text{T}} \times \left[ \frac{7 \times 0.7 \text{V}}{2.8 \ \mu\text{A}} + \frac{7 \times 0.7 \text{V}}{90 \ \mu\text{A}} + \frac{1.4 \text{V}}{2.8 \ \mu\text{A}} \right]$$
(9)  
= C\_{\text{T}} \times 2.3 \times 10^{6} (10)

For example, if  $C_T = 0.8 \ \mu\text{F}$ ,  $t_{\text{RESTART}} = 2$  seconds. At the end of the restart time,  $Q_1$  is switched on. If the fault is still present, the fault timeout and restart sequence repeats. The on-time duty cycle of  $Q_1$  is approximately 0.67% in this mode.

### UVLO, OVLO

By programming the UVLO and OVLO thresholds the LM25066A enables the series pass device  $(Q_1)$  when the input supply voltage  $(V_{SYS})$  is within the desired operational range. If  $V_{SYS}$  is below the UVLO threshold, or above the OVLO threshold,  $Q_1$  is switched off, denying power to the load. Hysteresis is provided for each threshold.

Option A: The configuration shown in Figure 41 requires three resistors (R1-R3) to set the thresholds.



Figure 41. UVLO and OVLO Thresholds Set By R1-R3

The procedure to calculate the resistor values is as follows:

- Choose the upper UVLO threshold ( $V_{UVH}$ ) and the lower UVLO threshold ( $V_{UVL}$ ).

- Choose the upper OVLO threshold ( $V_{OVH}$ ).

- The lower OVLO threshold (V<sub>OVL</sub>) cannot be chosen in advance in this case, but is determined after the values for R1-R3 are determined. If V<sub>OVL</sub> must be accurately defined in addition to the other three thresholds, see Option B below. The resistors are calculated as follows:

$$R1 = \frac{V_{UVH} - V_{UVL}}{23 \,\mu A} = \frac{V_{UV(HYS)}}{23 \,\mu A}$$
(11)

$$R3 = \frac{1.16V \times R1 \times V_{UVL}}{V_{OUVL} \times (V_{UVL} - 1.16V)}$$

$$1.16V \times R1 \qquad (12)$$

$$V_{\rm UVL} = V_{\rm UVL} - 1.16V$$
 (13)

The lower OVLO threshold is calculated from:

$$V_{OVL} = [(R1 + R2) \times ((1.16V) - 23 \,\mu\text{A})] + 1.16V$$
(14)

As an example, assume the application requires the following thresholds:  $V_{UVH} = 8V$ ,  $V_{UVL} = 7V$ ,  $V_{OVH} = 15V$ .

$$R1 = \frac{8V - 7V}{23 \,\mu A} = \frac{1V}{23 \,\mu A} = 43.5 \,\mathrm{k}\Omega \tag{15}$$

#### Copyright © 2010–2013, Texas Instruments Incorporated

$$R3 = \frac{1.16V \times R1 \times 7V}{15V \times (7V - 1.16V)} = 4.03 \text{ k}\Omega$$
(16)

$$R2 = \frac{1.16V \times RT}{(7V - 1.16V)} - R3 = 4.61 \text{ k}\Omega$$
(17)

The lower OVLO threshold calculates to 12.03V and the OVLO hysteresis is 2.97V. Note that the OVLO hysteresis is always slightly greater than the UVLO hysteresis in this configuration. When the R1-R3 resistor values are known, the threshold voltages and hysteresis are calculated from the following:

$$V_{UVH} = 1.16V + [R1 \times (23 \ \mu A + \frac{1.16V}{(R2 + R3)})]$$
(18)

$$V_{UVL} = \frac{1.16V \times (R1 + R2 + R3)}{R2 + R3}$$
(19)

$$V_{\rm UV(HYS)} = R1 \times 23\mu A \tag{20}$$

$$V_{\rm OVH} = \frac{1.16V \times (R1 + R2 + R3)}{R3}$$
(21)

$$V_{OV(HYS)} = (R1 + R2) \times 23\mu A$$

Option B: If all four thresholds must be accurately defined, the configuration in Figure 42 can be used.



Figure 42. Programming the Four Thresholds

The four resistor values are calculated as follows:

- Choose the upper and lower UVLO thresholds (V\_{UVH}) and (V\_{UVL}).

$$R1 = \frac{V_{UVH} - V_{UVL}}{23 \ \mu A} = \frac{V_{UV(HYS)}}{23 \ \mu A}$$
(24)  
$$R2 = \frac{1.16V \times R1}{(V_{UVL} - 1.16V)}$$
(25)

- Choose the upper and lower OVLO threshold ( $V_{OVH}$ ) and ( $V_{OVL}$ ).

$$R3 = \frac{V_{OVH} - V_{OVL}}{23 \,\mu A} = \frac{V_{OV(HYS)}}{23 \,\mu A}$$
(26)  
$$R4 = \frac{1.16V \times R3}{(V_{OVH} - 1.16V)}$$
(27)

www.ti.com

(22) (23)



#### SNVS700F-DECEMBER 2010-REVISED FEBRUARY 2013

As an example, assume the application requires the following thresholds:  $V_{UVH} = 8V$ ,  $V_{UVL} = 7V$ ,  $V_{OVH} = 15.5V$ , and  $V_{OVL} = 14V$ . Therefore  $V_{UV(HYS)} = 1V$  and  $V_{OV(HYS)} = 1.5V$ . The resistor values are:

 $R1 = 43.5 \text{ k}\Omega, R2 = 8.64 \text{ k}\Omega$ 

 $R3 = 65.2 \text{ k}\Omega, R4 = 5.27 \text{ k}\Omega$ 

When the R1-R4 resistor values are known, the threshold voltages and hysteresis are calculated from the following:

$$V_{UVH} = 1.16V + [R1 \times (\frac{1.16V}{R2} + 23 \ \mu\text{A})]$$
(28)

$$V_{UVL} = \frac{1.16V \times (R1 + R2)}{R2}$$

(29)  
$$V_{UV(HYS)} = R1 \times 23 \ \mu A$$
 (30)

$$V_{\rm OVH} = \frac{1.16V \, x \, (R3 + R4)}{R4} \tag{31}$$

$$V_{OVL} = 1.16V + [R3 \times (\frac{1.16V}{R4} - 23 \ \mu A)]$$
(20)

(32) (33)

**Option C:** The minimum UVLO level is obtained by connecting the UVLO/EN pin to VIN as shown in Figure 43. Q<sub>1</sub> is switched on when the VIN voltage reaches the POR threshold (approximately 2.6V). The OVLO thresholds are set using R3, R4. Their values are calculated using the procedure in Option B.



Figure 43. UVLO = POR

**Option D:** The OVLO function can be disabled by grounding the OVLO pin. The UVLO thresholds are set as described in Option B or Option C.

### POWER GOOD

When the voltage at the FB pin increases above its threshold, the internal pull-down acting on the PGD pin is disabled allowing PGD to rise to  $V_{PGD}$  through the pull-up resistor,  $R_{PG}$ , as shown in Figure 45. The pull-up voltage ( $V_{PGD}$ ) can be as high as 17V and can be higher or lower than the voltages at VIN and OUT. VDD is a convenient choice for  $V_{PGD}$  as it allows interface to low voltage logic and avoids glitching on PGD during power-up. If a delay is required at PGD, suggested circuits are shown in Figure 46. In Figure 46A, capacitor  $C_{PG}$  adds delay to the rising edge, but not to the falling edge. In Figure 46B, the rising edge is delayed by  $R_{PG1} + R_{PG2}$  and  $C_{PG}$ , while the falling edge is delayed a lesser amount by  $R_{PG2}$  and  $C_{PG}$ . Adding a diode across  $R_{PG2}$  (Figure 46C) allows for equal delays at the two edges, or a short delay at the rising edge and a long delay at the falling edge.

Setting the output threshold for the PGD pin requires two resistors (R4, R5) as shown in Figure 44. While monitoring the output voltage is shown in Figure 44, R4 can be connected to any other voltage which requires monitoring.

Copyright © 2010–2013, Texas Instruments Incorporated

The resistor values are calculated as follows:

Choose the upper and lower threshold (V<sub>PGDH</sub>) and (V<sub>PGDL</sub>) at V<sub>OUT</sub>.

$$R4 = \frac{V_{PGDH} - V_{PGDL}}{24 \ \mu A} = \frac{V_{PGD(HYS)}}{24 \ \mu A}$$
$$R5 = \frac{1.167V \ x \ R4}{(V_{PGDH} - 1.167V)}$$
(34)

As an example, assume the application requires the following thresholds:  $V_{PGDH} = 10.14V$  and  $V_{PGDL} = 9.9V$ . Therefore  $V_{PGD(HYS)} = 0.24V$ . The resistor values are:

R4 = 10 kΩ, R5 = 1.3 kΩ

Where the R4 and R5 resistor values are known, the threshold voltages and hysteresis are calculated from the following:

$$V_{PGDH} = \frac{1.167V \text{ x } (\text{R4} + \text{R5})}{\text{R5}}$$

$$V_{PGDL} = 1.167V + [R4 \times (\frac{1.167V}{R5} + 24 \mu A)]$$

 $V_{PGD(HYS)} = R4 \times 24 \mu A$ 







Figure 45. Power Good Output

**EXAS** 

(35)





Figure 46. Adding Delay to the Power Good Output Pin

### SYSTEM CONSIDERATIONS

A) Continued proper operation of the LM25066A hot swap circuit normally dictates that capacitance be present on the supply side of the connector into which the hot swap circuit is plugged in, as depicted in Figure 47. The capacitor in the "LIVE POWER SOURCE" section is necessary to absorb the voltage transient generated whenever the hot swap circuit shuts off the load current. If the capacitance is not present, parasitic inductance of the supply lines will generate a voltage transient at shut-off which may exceed the absolute maximum rating of the LM25066A, resulting in its destruction. A TVS device with appropriate voltage and power ratings can also be connected from VIN to GND to clamp the voltage spike (see application note AN-2100 SNVA464).

B) If the load powered by the LM25066A hot swap circuit has inductive characteristics, a Schottky diode is required across the LM25066A's output along with some load capacitance. The capacitance and the diode are necessary to limit the negative excursion at the OUT pin when the load current is shut off. If the OUT pin transitions more than 0.3V negative, the LM25066A will internally reset, erasing the volatile setting for retries and warning thresholds. See Figure 47. Also, rapid slew rates on VOUT can couple into the LM25066A's GATE pin and create negative voltage excursions at this pin. To alleviate this, a small gate resistance (e.g.  $10\Omega$ ) can be used. This resistor has the added benefit of reducing very high frequency gate voltage oscillations, particularly in paralleled FET arrangements.



Figure 47. Output Diode Required for Inductive Loads



www.ti.com

# PC BOARD GUIDELINES

The following guidelines should be followed when designing the PC board for the LM25066A:

- Place the LM25066A close to the board's input connector to minimize trace inductance from the connector to the MOSFET.
- Place a small capacitor, C<sub>IN</sub> (1nF), directly adjacent to the VIN and GND pins of the LM25066A to help minimize transients which may occur on the input supply line. Transients of several volts can easily occur when the load current is shut off. Note that if the current drawn by such capacitor following a hot-plug event is deemed unacceptable, input voltage spike transients can be appropriately minimized by proper placement of a TVS device and operation without this C<sub>IN</sub> capacitor becomes feasible.
- Place a 1  $\mu F$  ceramic capacitor as close as possible to VREF pin.
- Place a 1 µF ceramic capacitor as close as possible to VDD pin.
- The sense resistor (R<sub>S</sub>) should be placed close to the LM25066A. In particular, the trace to the VIN pin should be made as low resistance as practical to ensure maximum current and power measurement accuracy. Connect R<sub>S</sub> using the Kelvin techniques shown in Figure 38.
- The high current path from the board's input to the load (via Q<sub>1</sub>) and the return path should be parallel and close to each other to minimize parasitic loop inductance.
- The ground connections for the various components around the LM25066A should be connected directly to each other and to the LM25066A's GND pin and then connected to the system ground at one point. Do not connect the various component grounds to each other through the high current ground line. For more details, see application note AN-2100 SNVA464.
- Provide adequate heat sinking for the series pass device (Q<sub>1</sub>) to help reduce stresses during turn-on and turn-off.
- The board's edge connector can be designed such that the LM25066A detects via the UVLO/EN pin that the board is being removed and responds by turning off the load before the supply voltage is disconnected. For example, in Figure 48, the voltage at the UVLO/EN pin goes to ground before V<sub>SYS</sub> is removed from the LM25066A becasue of the shorter edge connector pin. When the board is inserted into the edge connector, the system voltage is applied to the LM25066A's VIN pin before the UVLO voltage is taken high, thereby allowing the LM25066A to turn on the output in a controlled fashion.







#### SNVS700F-DECEMBER 2010-REVISED FEBRUARY 2013

### PMBUS™ COMMAND SUPPORT

The device features an SMBus interface that allows the use of PMBus<sup>TM</sup> commands to set warn levels, error masks, and get telemetry on V<sub>IN</sub>, V<sub>OUT</sub>, I<sub>IN</sub>, V<sub>AUX</sub>, and P<sub>IN</sub>. The supported PMBus<sup>TM</sup> commands are shown in Table 1.

Code	Name	Function	R/W	Number Of Data Bytes	Default Value
01h	OPERATION	Retrieves or stores the operation status.	R/W	1	80h
03h	CLEAR_FAULTS	Clears the status registers and re-arms the Black Box registers for updating.	Send Byte	0	
19h	CAPABILITY	Retrieves the device capability.	R	1	B0h
43h	VOUT_UV_WARN_LIMIT	Retrieves or stores output under-voltage warn limit threshold.	R/W	2	0000h
4Fh	OT_FAULT_LIMIT	Retrieves or stores over-temperature fault limit threshold.		2	0960h (150°C)
51h	OT_WARN_LIMIT	Retrieves or stores over-temperature warn limit threshold.		2	07D0h (125°C)
57h	VIN_OV_WARN_LIMIT	Retrieves or stores input over-voltage warn limit threshold.	R/W	2	0FFFh
58h	VIN_UV_WARN_LIMIT	Retrieves or stores input under-voltage warn limit threshold.	R/W	2	0000h
78h	STATUS_BYTE	Retrieves information about the part operating status.	R	1	49h
79h	STATUS_WORD	Retrieves information about the part operating status.	R	2	3849h
7Ah	STATUS_VOUT	Retrieves information about output voltage status.	R	1	00h
7Ch	STATUS_INPUT	Retrieves information about input status.	R	1	10h
7Dh	STATUS_TEMPERATURE	Retrieves information about temperature status.	R	1	00h
7Eh	STATUS_CML	Retrieves information about communications status.	R	1	00h
80h	STATUS_MFR_SPECIFIC	Retrieves information about circuit breaker and MOSFET shorted status.	R	1	10h
88h	READ_VIN	Retrieves input voltage measurement.	R	2	0000h
8Bh	READ_VOUT	Retrieves output voltage measurement.	R	2	0000h
8Dh	READ_TEMPERATURE_1	Retrieves temperature measurement.	R	2	0190h
99h	MFR_ID	Retrieves manufacturer ID in ASCII characters (NSC).	R	3	4Eh 53h 43h
9Ah	MFR_MODEL	Retrieves part number in ASCII characters. (LM25066A).	R	8	4Ch 4Dh 32h 35h 30h 36h 36h 36h
9Bh	MFR_REVISION	Retrieves part revision letter/number in ASCII (for example, AA).	R	2	41h 41h
D0h	MFR_SPECIFIC_00 READ_VAUX	Retrieves auxiliary voltage measurement.	R	2	0000h
D1h	MFR_SPECIFIC_01 MFR_READ_IIN	Retrieves input current measurement.	R	2	0000h
D2h	MFR_SPECIFIC_02 MFR_READ_PIN	Retrieves input power measurement.	R	2	0000h
D3h	MFR_SPECIFIC_03 MFR_IIN_OC_WARN_LIMIT	Retrieves or stores input current limit warn threshold.	R/W	2	0FFFh
D4h	MFR_SPECIFIC_04 MFR_PIN_OP_WARN_LIMIT	Retrieves or stores input power limit warn threshold.	R/W	2	0FFFh
D5h	MFR_SPECIFIC_05 READ_PIN_PEAK	Retrieves measured maximum input power measurement.	R	2	0000h

### Table 1. Supported PMBus<sup>™</sup> Commands

Copyright © 2010–2013, Texas Instruments Incorporated

Texas Instruments

www.ti.com

0000h

	1			-	
Code	Name	Function	R/W	Number Of Data Bytes	Default Value
D6h	MFR_SPECIFIC_06 CLEAR_PIN_PEAK	Resets the contents of the peak input power register to zero.	Send Byte	0	
D7h	MFR_SPECIFIC_07 GATE_MASK	Disables external MOSFET gate control for FAULTs.	R/W	1	0000h
D8h	MFR_SPECIFIC_08 ALERT_MASK	Retrieves or stores user SMBA fault mask.		2	0820h
D9h	MFR_SPECIFIC_09 DEVICE_SETUP	Retrieves or stores information about number of retry attempts.	R/W	1	0000h
DAh	MFR_SPECIFIC_10 BLOCK_READ	Retrieves most recent diagnostic and telemetry information in a single transaction.	R	12	0460h 0000h 0000h 0000h 0000h 0000h
DBh	MFR_SPECIFIC_11 SAMPLES_FOR_AVG	Exponent value AVGN for number of samples to be averaged, range = 00h to 0Ch.	R/W	1	00h
DCh	MFR_SPECIFIC_12 READ_AVG_VIN	Retrieves averaged input voltage measurement.	R	2	0000h
DDh	MFR_SPECIFIC_13 READ_AVG_VOUT	Retrieves averaged output voltage measurement.	R	2	0000h
DEh	MFR_SPECIFIC_14 READ_AVG_IIN	Retrieves averaged input current measurement.	R	2	0000h
DFh	MFR_SPECIFIC_15 READ_AVG_PIN	Retrieves averaged input power measurement.	R	2	0000h
E0h	MFR_SPECIFIC_16 BLACK_BOX_READ	Captures diagnostic and telemetry information which are latched when the first SMBA alert occurs after faults have been cleared.	R	12	0000h 0000h 0000h 0000h 0000h 0000h
E1h	MFR_SPECIFIC_17 DIAGNOSTIC_WORD_READ	Manufacturer-specific parallel of the STATUS_WORD to convey all FAULT/WARN data in a single transaction.	R	2	0460h
E2h	MFR_SPECIFIC_18 AVG_BLOCK_READ	Retrieves most recent average telemetry and diagnostic information in a single transaction.	R	12	0460h 0000h 0000h 0000h 0000h

### Table 1. Supported PMBus™ Commands (continued)

## STANDARD PMBus<sup>™</sup> COMMANDS

### **OPERATION (01h)**

The OPERATION command is a standard PMBus<sup>™</sup> command that controls the MOSFET switch. This command may be used to switch the MOSFET ON and OFF under host control. It is also used to re-enable the MOSFET after a fault triggered shutdown. It is also used to re-enable the MOSFET after a fault triggered shutdown. Writing only an ON command after a fault triggered shutdown will not clear the fault registers. The host must clear the fault condition prior to re-enabling the MOSFET in this situation. The OPERATION command is issued with the write byte protocol.

Value	Meaning	Default
80h	Switch ON	80h
00h	Switch OFF	n/a

### **Table 2. Recognized OPERATION Command Values**



www.ti.com

### CLEAR FAULTS (03h)

The CLE<u>AR\_F</u>AULTS command is a standard PMBus<sup>™</sup> command that resets all stored warning and fault flags and the SMBA signal. If a fault or warning condition still exists when the CLEAR\_FAULTS command is issued, the SMBA signal may not clear or will re-assert almost immediately. Issuing a CLEAR\_FAULTS command will not cause the MOSFET to switch back on in the event of a fault turn-off: that must be done by issuing an OPERATION command after the fault condition is cleared. This command uses the PMBus<sup>™</sup> send byte protocol.

### CAPABILITY (19h)

The CAPABILITY command is a standard PMBus<sup>™</sup> command that returns information about the PMBus<sup>™</sup> functions supported by the LM25066A. This command is read with the PMBus<sup>™</sup> read byte protocol.

#### Table 3. CAPABILITY Register

Value	Meaning	Default
B0h	Supports Packet Error Check, 400Kbits/sec, Supports SMBus Alert	B0h

### VOUT\_UV\_WARN\_LIMIT (58h)

The VOUT\_UV\_WARN\_LIMIT command is a standard PMBus<sup>™</sup> command that allows configuring or reading the threshold for the VOUT Under-voltage Warning detection. Reading and writing to this register should use the coefficients shown in Table 41. Accesses to this command should use the PMBus<sup>™</sup> read or write word protocol. If the measured value of V<u>OUT</u> falls below the value in this register, VOUT UV Warn flags are set in the respective registers, and the SMBA signal is asserted.

### Table 4. VOUT\_UV\_WARN\_LIMIT Register

Value	Meaning	Default
1h – 0FFFh	VOUT Under-voltage Warning detection threshold	0000h (disabled)
0000h	VOUT Under-voltage Warning disabled	n/a

### OT\_FAULT\_LIMIT (4Fh)

The OT\_FAULT\_LIMIT command is a standard PMBus<sup>™</sup> command that allows configuring or reading the threshold for the over-temperature fault detection. Reading and writing to this register should use the coefficients shown in Table 41. Accesses to this command should use the PMBus<sup>™</sup> read or write word protocol. If the measured temperature exceeds this value, an over-temperature fault is triggered, the MOSFET is switched off, OT Fault flags are set in the respective registers, and the SMBA signal is asserted. After the measured temperature falls below the value in this register, the MOSFET may be switched back on with the OPERATION command. A single temperature measurement is an average of 16 round-robin cycles. Therefore, the minimum temperature fault detection time is 16 ms.

#### Table 5. OT\_FAULT\_LIMIT Register

Value	Meaning	Default
0h – 0FFEh	Over-temperature Fault threshold value	0960h (150°C)
0FFFh	FFFh Over-temperature Fault detection disabled n/a	

### OT\_WARN\_LIMIT (51h)

The OT\_WARN\_LIMIT command is a standard PMBus<sup>™</sup> command that allows configuring or reading the threshold for the over-temperature warning detection. Reading and writing to this register should use the coefficients shown in Table 41. Accesses to this command should use the PMBus<sup>™</sup> read or write word protocol. If the measured temperature exceeds this <u>value</u>, an over-temperature warning is triggered, the OT Warning flags set in the respective registers, and the SMBA signal is asserted. A single temperature measurement is an average of 16 round-robin cycles. Therefore, the minimum temperature fault detection time is 16 ms.



NSTRUMENTS

**EXAS** 

### Table 6. OT WARN LIMIT Register

Value	Meaning	Default
0h – 0FFEh	Over-temperature Warn Threshold Value	07D0h (125°C)
DFFFh Over-temperature Warn detection disabled n/a		n/a

### VIN OV WARN LIMIT (57h)

The VIN\_OV\_WARN\_LIMIT command is a standard PMBus™ command that allows configuring or reading the threshold for the VIN over-voltage warning detection. Reading and writing to this register should use the coefficients shown in Table 41. Accesses to this command should use the PMBus™ read or write word protocol. If the measured value of VIN rises above the value in this register, VIN OV Warn flags are set in the respective registers, and the SMBA signal is asserted.

### Table 7. VIN\_OV\_WARN\_LIMIT Register

Value	Meaning	Default
0h – 0FFEh	VIN Over-voltage Warning detection threshold	0FFFh (disabled)
0FFFh	VIN Over-voltage Warning disabled	n/a

### VIN UV WARN LIMIT (58h)

The VIN\_UV\_WARN\_LIMIT command is a standard PMBus™ command that allows configuring or reading the threshold for the VIN under-voltage warning detection. Reading and writing to this register should use the coefficients shown in Table 41. Accesses to this command should use the PMBus™ read or write word protocol. If the measured value of VIN falls below the value in this register, VIN UV Warn flags are set in the respective registers, and the SMBA signal is asserted.

### Table 8. VIN\_UV\_WARN\_LIMIT Register

Value	Meaning	Default
1h – 0FFFh	VIN Under-voltage Warning detection threshold	0000h (disabled)
0000h	VIN Under-voltage Warning disabled	n/a

### **STATUS BYTE (78h)**

The STATUS\_BYTE is a standard PMBus™ command that returns the value of a number of flags indicating the state of the LM25066A. Accesses to this command should use the PMBus™ read byte protocol. To clear bits in this register, the underlying fault should be removed and a CLEAR\_FAULTS command issued.

Table 9. STATUS_BITE Deminitions				
Bit	NAME	Meaning	Default	
7	BUSY	Not Supported, always 0	0	
6	OFF	This bit is asserted if the MOSFET is not switched on for any reason.	1	
5	VOUT OV	Not Supported, always 0	0	
4	IOUT OC	Not Supported, always 0	0	
3	VIN UV FAULT	A VIN Under-voltage Fault has occurred	1	
2	TEMPERATURE	A Temperature Fault or Warning has occurred	0	

### Table 9 STATUS BYTE Definitions

### STATUS\_WORD (79h)

1 0

The STATUS\_WORD command is a standard PMBus™ command that returns the value of a number of flags indicating the state of the LM25066A. Accesses to this command should use the PMBus<sup>™</sup> read word protocol. To clear bits in this register, the underlying fault should be removed and a CLEAR\_FAULTS command issued. The INPUT and VIN UV FAULT flags will default to 1 on startup. However, they will be cleared to 0 after the first time the input voltage exceeds the resistor programmed UVLO threshold.

A Communication Fault has occurred

A fault or warning not listed in bits [7:1] has occurred

CML

None of the Above

0

1



www.ti.com

#### Default Bit NAME Meaning 15 VOUT An output voltage fault or warning has occurred 0 14 IOUT/POUT Not Supported, always 0 0 13 INPUT An input voltage or current fault has occurred 1 12 MFR A Manufacturer Specific Fault or Warning has occurred 1 POWER GOOD 11 The Power Good signal has been negated 1 10 FANS Not Supported, always 0 0 9 OTHER Not Supported, always 0 0 **UNKNOWN** Not Supported, always 0 0 8 7 BUSY Not Supported, always 0 0 This bit is asserted if the MOSFET is not switched on for any reason. 6 OFF 1 5 VOUT OV Not Supported, always 0 0 4 IOUT OC Not Supported, always 0 0 3 VIN UV FAULT A VIN Under-voltage Fault has occurred 1 2 **TEMPERATURE** A Temperature Fault or Warning has occurred 0 1 CML A Communication Fault has occurred 0 0 None of the Above A fault or warning not listed in bits [7:1] has occurred 1

### Table 10. STATUS\_WORD Definitions

### STATUS\_VOUT (7Ah)

The STATUS\_VOUT command is a standard PMBus<sup>™</sup> command that returns the value of the VOUT UV Warn flag. Accesses to this command should use the PMBus<sup>™</sup> read byte protocol. To clear bits in this register, the underlying fault should be removed and a CLEAR\_FAULTS command issued.

### Table 11. STATUS\_VOUT Definitions

Bit	NAME	Meaning	Default
7	VOUT OV Fault	Not Supported, always 0	0
6	VOUT OV Warn	Not Supported, always 0	0
5	VOUT UV Warn	A VOUT Under-voltage Warning has occurred	0
4	VOUT UV Fault	Not Supported, always 0	0
3	VOUT Max	Not Supported, always 0	0
2	TON Max Fault	Not Supported, always 0	0
1	TOFF Max Fault	Not Supported, always 0	0
0	VOUT Tracking Error	Not Supported, always 0	0

### STATUS\_INPUT (7Ch)

The STATUS\_INPUT command is a standard PMBus<sup>™</sup> command that returns the value of a number of flags related to input voltage, current, and power. Accesses to this command should use the PMBus<sup>™</sup> read byte protocol. To clear bits in this register, the underlying fault should be removed and a CLEAR\_FAULTS command issued. The IN UV Warn flag will default to 1 on startup. However, it will be cleared to 0 after the first time the input voltage exceeds the resistor programmed UVLO threshold.

Bit	NAME	Meaning	Default
7	VIN OV Fault	A VIN Over-voltage Fault has occurred	0
6	VIN OV Warn	A VIN Over-voltage Warning has occurred	0
5	VIN UV Warn	A VIN Under-voltage Warning has occurred	1
4	VIN UV Fault	A VIN Under-voltage Fault has occurred	0
3	Insufficient Voltage	Not Supported, always 0	0
2	IIN OC Fault	An IIN Over-current Fault has occurred	0
1	IIN OC Warn	An IIN Over-current Warning has occurred	0

### Table 12. STATUS\_INPUT Definitions

www.ti.com

**ISTRUMENTS** 

**EXAS** 

### Table 12. STATUS\_INPUT Definitions (continued)

Bit	NAME	Meaning	Default
0	PIN OP Warn	A PIN Over-power Warning has occurred	0

### STATUS\_TEMPERATURE (7dh)

The STATUS\_TEMPERATURE is a standard PMBus<sup>™</sup> command that returns the value of the of a number of flags related to the temperature telemetry value. Accesses to this command should use the PMBus<sup>™</sup> read byte protocol. To clear bits in this register, the underlying fault should be removed and a CLEAR\_FAULTS command issued.

### Table 13. STATUS\_TEMPERATURE Definitions

Bit	NAME	Meaning	Default
7	Overtemp Fault	An over-temperature Fault has occurred	0
6	Overtemp Warn	An over-temperature Warning has occurred	0
5	Undertemp Warn	Not Supported, always 0	0
4	Undertemp Fault	Not Supported, always 0	0
3	reserved	Not Supported, always 0	0
2	reserved	Not Supported, always 0	0
1	reserved	Not Supported, always 0	0
0	reserved	Not Supported, always 0	0

### STATUS\_CML (7Eh)

The STATUS\_CML is a standard PMBus<sup>™</sup> command that returns the value of a number of flags related to communication faults. Accesses to this command should use the PMBus<sup>™</sup> read byte protocol. To clear bits in this register, a CLEAR\_FAULTS command should be issued.

### Table 14. STATUS\_CML Definitions

Bit	NAME	Default
7	Invalid or unsupported command received	0
6	Invalid or unsupported data received	0
5	Packet Error Check failed	0
4	Memory Fault Detected Not supported, always 0	
3	Processor Fault Detected Not supported, always 0	0
2	Reserved Not supported, always 0	0
1	Miscellaneous communications fault has occurred	0
0	Other memory or logic fault detected Not supported, always 0	0

### STATUS\_MFR\_SPECIFIC (80h)

The STATUS\_MFR\_SPECIFIC command is a standard PMBus<sup>™</sup> command that contains manufacturer specific status information. Accesses to this command should use the PMBus<sup>™</sup> read byte protocol. To clear bits in this register, the underlying fault should be removed and a CLEAR\_FAULTS command should be issued.

Table 15. STATUS_MFR	_SPECIFIC Definitions
----------------------	-----------------------

Bit	Meaning	Default
7	Circuit breaker fault	0
6	External MOSFET shorted fault	0
5	Not Supported, Always 0	0
4	Defaults loaded	1
3	Not supported: Always 0	0
2	Not supported: Always 0	0
1	Not supported: Always 0	0


#### www.ti.com

Table 15. STATUS\_MFR\_SPECIFIC Definitions (continued)

Bit	Meaning	Default
0	Not supported: Always 0	0

#### READ\_VIN (88h)

The READ\_VIN command is a standard PMBus<sup>™</sup> command that returns the 12-bit measured value of the input voltage. Reading this register should use the coefficients shown in Table 41. Accesses to this command should use the PMBus<sup>™</sup> read word protocol. This value is also used internally for the VIN over- and under-voltage warning detection.

#### Table 16. READ\_VIN Register

Value	Meaning	Default
0h – 0FFFh	Measured value for VIN	0000h

## READ\_VOUT (8Bh)

The READ\_VOUT command is a standard PMBus<sup>™</sup> command that returns the 12-bit measured value of the output voltage. Reading this register should use the coefficients shown in Table 41. Accesses to this command should use the PMBus<sup>™</sup> read word protocol. This value is also used internally for the VOUT Under-voltage Warning detection.

#### Table 17. READ\_VOUT Register

Value	Meaning	Default
0h – 0FFFh	Measured value for VOUT	0000h

## READ\_TEMPERATURE\_1 (8Dh)

The READ\_TEMPERATURE\_1 command is a standard PMBus<sup>™</sup> command that returns the signed value of the temperature measured by the external temperature sense diode. Reading this register should use the coefficients shown in Table 41. Accesses to this command should use the PMBus<sup>™</sup> read word protocol. This value is also used internally for the Over Temperature Fault and Warning detection. This data has a range of -256°C to + 255°C after the coefficients are applied.

#### Table 18. READ\_TEMPERATURE\_1 Register

Value	Meaning	Default
0h – 0FFFh	Measured value for TEMPERATURE	0000h

#### MFR\_ID (99h)

The MFR\_ID command is a standard PMBus<sup>™</sup> command that returns the identification of the manufacturer. To read the MFR\_ID, use the PMBus<sup>™</sup> block read protocol.

#### Table 19. MFR\_ID Register

Byte	Name	Value
0	Number of bytes	03h
1	MFR ID-1	4Eh 'N'
2	MFR ID-2	53h 'S'
3	MFR ID-3	43h 'C'



## MFR\_MODEL (9Ah)

The MFR\_MODEL command is a standard PMBus<sup>™</sup> command that returns the part number of the chip. To read the MFR\_MODEL, use the PMBus<sup>™</sup> block read protocol.

Byte	Name	Value
0	Number of bytes	08h
1	MFR ID-1	4Ch 'L'
2	MFR ID-2	4Dh 'M'
3	MFR ID-3	32h '2'
4	MFR ID-4	35h '5'
5	MFR ID-5	30h '0'
6	MFR ID-6	36h '6'
7	MFR ID-7	36h '6'
8	MFR ID-8	00h

## Table 20. MFR\_MODEL Register

## MFR\_REVISION (9Bh)

The MFR\_REVISION command is a standard PMBus<sup>™</sup> command that returns the revision level of the part. To read the MFR\_REVISION, use the PMBus<sup>™</sup> block read protocol.

#### Table 21. MFR\_REVISION Register

Byte	Name	Value
0	Number of bytes	02h
1	MFR ID-1	41h 'A'
2	MFR ID-2	41h 'A'

## Manufacturer Specific PMBus<sup>™</sup> Commands

## MFR\_SPECIFIC\_00: READ\_VAUX (D0h)

The READ\_VAUX command will report the 12-bit ADC measured auxiliary voltage. Voltages greater than or equal to 1.16V to ground will be reported at plus full scale (0FFFh). Voltages less than or equal to 0V referenced to ground will be reported as 0 (0000h). Coefficients for the VAUX value are dependent on the value of the external divider (if used). To read data from the MFR\_READ\_VAUX command, use the PMBus<sup>™</sup> Read Word protocol.

#### Table 22. MFR\_READ\_VAUX Register

Value	Meaning	Default
0h – 0FFFh	Measured value for VAUX input	0000h

#### MFR\_SPECIFIC\_01: MFR\_READ\_IIN (D1h)

The MFR\_READ\_IIN command will report the 12-bit ADC measured current sense voltage. To read data from the MFR\_READ\_IIN command, use the PMBus<sup>™</sup> Read Word protocol. Reading this register should use the coefficients shown in Table 41. Please see the section on coefficient calculations to calculate the values to use.

#### Table 23. MFR\_READ\_IIN Register

Value	Meaning	Default
0h – 0FFFh	Measured value for input current sense voltage	0000h



www.ti.com

#### MFR\_SPECIFIC\_02: MFR\_READ\_PIN (D2h)

The MFR\_READ\_PIN command will report the upper 12 bits of the VIN x IIN product as measured by the 12-bit ADC. To read data from the MFR\_READ\_PIN command, use the PMBus<sup>™</sup> Read Word protocol. Reading this register should use the coefficients shown in Table 41. Please see the section on coefficient calculations to calculate the values to use.

#### Table 24. MFR\_READ\_PIN Register

Value	Meaning	Default
0h – 0FFFh	Value for input current x input voltage	0000h

#### MFR\_SPECIFIC\_03: MFR\_IN\_OC\_WARN\_LIMIT (D3h)

The MFR\_IIN\_OC\_WARN\_LIMIT PMBus<sup>™</sup> command sets the input over-current warning threshold. In the event that the input current rises above the value set in this register, the IIN Over-current flags are set in the status registers and the SMBA is asserted. To access the MFR\_IIN\_OC\_WARN\_LIMIT register, use the PMBus<sup>™</sup> Read/Write Word protocol. Reading/writing to this register should use the coefficients shown in Table 41.

### Table 25. MFR\_IIN\_OC\_WARN\_LIMIT Register

Value	Meaning	Default
0h – 0FFEh	Value for input over-current warn limit	0FFFh
0FFFh	Input over-current warning disabled	n/a

## MFR\_SPECIFIC\_04: MFR\_PIN\_OP\_WARN\_LIMIT (D4h)

The MFR\_PIN\_OP\_WARN\_LIMIT PMBus<sup>™</sup> command sets the input over-power warning threshold. In the event that the input power rises above the value set in this register, the PIN Over-power flags are set in the status registers and the SMBA is asserted. To access the MFR\_PIN\_OP\_WARN\_LIMIT register, use the PMBus<sup>™</sup> Read/Write Word protocol. Reading/writing to this register should use the coefficients shown in Table 41.

#### Table 26. MFR\_PIN\_OP\_WARN\_LIMIT Register

Value	Meaning	Default
0h – 0FFEh	Value for input over-power warn limit	0FFFh
0FFFh	Input over-power warning disabled	n/a

#### MFR\_SPECIFIC\_05: READ\_PIN\_PEAK (D5h)

The READ\_PIN\_PEAK command will report the maximum input power measured since a Power On reset or the last CLEAR\_PIN\_PEAK command. To access the READ\_PIN\_PEAK command, use the PMBus<sup>™</sup> Read Word protocol. Use the coefficients shown in the Telemetry and Warning Coefficients Table.

#### Table 27. READ\_PIN\_PEAK Register

Value	Meaning	Default
0h – 0FFEh	Maximum Value for input current x input voltage since reset or last clear	0h

#### MFR\_SPECIFIC\_06: CLEAR\_PIN\_PEAK (D6h)

The CLEAR\_PIN\_PEAK command will clear the PIN\_PEAK register. This command uses the PMBus<sup>™</sup> Send Byte protocol.

## MFR\_SPECIFIC\_07: GATE\_MASK (D7h)

The GATE\_MASK register allows the hardware to prevent fault conditions from switching off the MOSFET. When the bit is high, the corresponding FAULT has no control over the MOSFET gate. All status registers will still be updated (STATUS, DIAGNOSTIC) and an SMBA will still be issued. This register is accessed with the PMBus<sup>™</sup> Read / Write Byte protocol.

Copyright © 2010–2013, Texas Instruments Incorporated



www.ti.com

#### WARNING

Inhibiting the MOSFET switch off in response to over-current or circuit breaker fault conditions will likely result in the destruction of the MOSFET. This functionality should be used with great care and supervision.

Bit	NAME	Default
7	Not used, always 0	0
6	Not used, always 0	0
5	VIN UV FAULT	0
4	VIN OV FAULT	0
3	IIN/PFET FAULT	0
2	OVERTEMP FAULT	0
1	Not used, always 0	0
0	CIRCUIT BREAKER FAULT	0

#### Table 28. MFR\_SPECIFIC\_07 GATE MASK Definitions

The IIN/PFET Fault refers to the input current fault and the MOSFET power dissipation fault. There is no input power fault detection, only input power warning detection.

#### MFR\_SPECIFIC\_08: ALERT\_MASK (D8h)

The ALERT\_MASK command is used to mask the SMBA when a specific fault or warning has occurred. Each bit corresponds to one of the 14 different analog and digital faults or warnings that would normally result in an SMBA being set. When the corresponding bit is high, that condition will not cause the SMBA to be asserted. If that condition occurs, the registers where that condition is captured will still be updated (STATUS registers, DIAGNOSTIC\_WORD) and the external MOSFET gate control will still be active (VIN\_OV\_FAULT, VIN\_UV\_FAULT, IIN/PFET\_FAULT, CB\_FAULT, OT\_FAULT). This register is accessed with the PMBus<sup>™</sup> Read / Write Word protocol. The VIN UNDERVOLTGE FAULT flag will default to 1 on startup. However, it will be cleared to 0 after the first time the input voltage exceeds the resistor programmed UVLO threshold.

#### Table 29. ALERT\_MASK Definitions

BIT	NAME	DEFAULT
15	VOUT UNDERVOLTAGE WARN	0
14	IIN LIMIT Warn	0
13	VIN UNDERVOLTAGE WARN	0
12	VIN OVERVOLTAGE WARN	0
11	POWER GOOD	1
10	OVERTEMP WARN	0
9	Not Used	0
8	OVERPOWER LIMIT WARN	0
7	Not Used	0
6	EXT_MOSFET_SHORTED	0
5	VIN UNDERVOLTAGE FAULT	1
4	VIN OVERVOLTAGE FAULT	0
3	IIN/PFET FAULT	0
2	OVERTEMPERATURE FAULT	0
1	CML FAULT (Communications Fault)	0
0	CIRCUIT BREAKER FAULT	0



www.ti.com

## MFR\_SPECIFIC\_09: DEVICE\_SETUP (D9h)

The DEVICE\_SETUP command may be used to override pin settings to define operation of the LM25066A under host control. This command is accessed with the PMBus<sup>™</sup> read / write byte protocol.

Meaning	ning
Jnlimite	ited retries
Retry 1	y 16 times
Retry 8	y 8 times
Retry 4	ry 4 times
Retry 2	ry 2 times
= Retry	ry 1 time
= No re	o retries
configu	igured retries
/ setting	ing (25mV)
ו settinç	ting (46mV)
w settin	tting (1.8x)
jh settin	tting (3.6x)
0 = Use pin settings	
SMBus	Bus settings
se pin s	n settings
SMBus	Bus settings
= Retry = No re configu v setting v setting w setting h settin se pin s SMBus se pin s	ry 1 time o retries igured retries ing (25mV) ting (46mV) tting (1.8x) tting (3.6x) n settings Bus settings n settings

## Table 30. DEVICE\_SETUP Byte Format

In order to configure the Current Limit Setting via this register, it is necessary to set the Current Limit Configuration bit (2) to 1 to enable the register to control the current limit function and the Current Limit Setting bit (4) to select the desired setting. Similarly, in order to control the Circuit Breaker via this register, it is necessary to set the Circuit Breaker Configuration bit (1) to 1 to enable the register to control the Circuit Breaker via this register, it setting, and the Circuit Breaker / Current Limit Ratio bit (3) to the desired value. If the respective Configuration bits are not set, the Settings will be ignored and the pin set values used.

The Current Limit Configuration effects the coefficients used for the Current and Power measurements and warning registers.

## MFR\_SPECIFIC\_10: BLOCK\_READ (DAh)

The BLOCK\_READ command concatenates the DIAGNOSTIC\_WORD with input and output telemetry information (IIN, VOUT, VIN, PIN) as well as TEMPERATURE to capture all of the operating information of the LM25066A in a single SMBus transaction. The block is 12 bytes long with telemetry information being sent out in the same manner as if an individual READ\_XXX command had been issued (shown below). The contents of the block read register are updated every clock cycle (85ns) as long as the SMBus interface is idle. BLOCK\_READ also guarantees that the VIN, VOUT, IIN and PIN measurements are all time-aligned whereas there is a chance they may not be if read with individual PMBus<sup>™</sup> commands.

The Block Read command is read via the PMBus<sup>™</sup> block read protocol.

	•
Byte Count (always 12)	(1 byte)
DIAGNOSTIC_WORD	(1 Word)
IIN_BLOCK	(1 Word)
VOUT_BLOCK	(1 Word)
VIN_BLOCK	(1 Word)
PIN_BLOCK	(1 Word)
TEMP_BLOCK	(1 Word)

#### Table 31. BLOCK\_READ Register Format



www.ti.com

## MFR\_SPECIFIC\_11: SAMPLES\_FOR\_AVG (DBh)

The SAMPLES\_FOR\_AVG command is a manufacturer specific command for setting the number of samples used in computing the average values for IIN, VIN, VOUT, PIN. The decimal equivalent of the AVGN nibble is the power of 2 samples (for example, AVGN=12 equates to 4096 samples used in computing the average). The LM25066A supports average numbers of 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096. The SAMPLES\_FOR\_AVG number applies to average values of IIN, VIN, VOUT, PIN simultaneously. The LM25066A uses simple averaging. This is accomplished by summing consecutive results up to the number programmed, then dividing by the number of samples. Averaging is calculated according to the following sequence:

$$Y = (X_{(N)} + X_{(N-1)} + ... + X_{(0)}) / 2^{AVGN}$$

(36)

When the averaging has reached the end of a sequence (for example, 4096 samples are averaged), then a whole new sequence begins that will require the same number of samples (in this example, 4096) to be taken before the new average is ready.

AVGN	N=2 <sup>N</sup> averages	Averaging/Register Update Period (ms)		
0000	1	1		
0001	2	2		
0010	4	4		
0011	8	8		
0100	16	16		
0101	32	32		
0110	64	64		
0111	128	128		
1000	256	256		
1001	512	512		
1010	1024	1024		
1011	2048	2048		
1100	4096	4096		

#### Table 32. SAMPLES\_FOR\_AVG Register

Note that a change in the SAMPLES\_FOR\_AVG register will not be reflected in the average telemetry measurements until the present averaging interval has completed. The default setting for AVGN is 0000 and therefore the average telemetry will mirror the instantaneous telemetry until a value higher than zero is programmed.

The SAMPLES\_FOR\_AVG register is accessed via the PMBus<sup>™</sup> read / write byte protocol.

## Table 33. SAMPLES\_FOR\_AVG Register

Value	Meaning	Default
0h – 0Ch	Exponent (AVGN) for number of samples to average over	00h

## MFR\_SPECIFIC\_12: READ\_AVG\_VIN (DCh)

The READ\_AVG\_VIN command will report the 12-bit ADC measured input average voltage. If the data is not ready, the returned value will be the previous averaged data. However, if there is no previously averaged data, the default value (0000h) will be returned. This data is read with the PMBus<sup>™</sup> Read Word protocol. This register should use the coefficients shown in Table 41.

## Table 34. READ\_AVG\_VIN Register

Value	Meaning	Default
0h – 0FFFh	Average of measured values for input voltage	0000h



#### www.ti.com

#### MFR\_SPECIFIC\_13: READ\_AVG\_VOUT (DDh)

The READ\_AVG\_VOUT command will report the 12-bit ADC measured average output voltage. The returned value will be the default value (0000h) or previous data when the average data is not ready. This data is read with the PMBus<sup>™</sup> Read Word protocol. This register should use the coefficients shown in Table 41.

#### Table 35. READ\_AVG\_VOUT Register

Value	Meaning	Default
0h – 0FFFh	Average of measured values for output voltage	0000h

#### MFR\_SPECIFIC\_14: READ\_AVG\_IIN (DEh)

The READ\_AVG\_IIN command will report the 12-bit ADC measured current sense average voltage. The returned value will be the default value (0000h) or previous data when the average data is not ready. This data is read with the PMBus<sup>™</sup> Read Word protocol. This register should use the coefficients shown in Table 41.

#### Table 36. READ\_AVG\_IIN Register

Value	Meaning	Default
0h – 0FFFh	Average of measured values for current sense voltage	0000h

#### MFR\_SPECIFIC\_15: READ\_AVG\_PIN

The READ\_AVG\_PIN command will report the upper 12 bits of the average VIN x IIN product as measured by the 12-bit ADC. You will read the default value (0000h) or previous data when the average data is not ready. This data is read with the PMBus<sup>™</sup> Read Word protocol. This register should use the coefficients shown in Table 41.

#### Table 37. READ\_AVG\_PIN Register

Value	Meaning	Default
0h – 0FFFh	Average of measured value for input voltage x input current sense voltage	0000h

#### MFR\_SPECIFIC\_16: BLACK\_BOX\_READ (E0h)

The BLACK\_BOX\_READ command retrieves the BLOCK\_READ data which was latched in at the first assertion of SMBA. It is re-armed with the CLEAR\_FAULTS command. It is the <u>same</u> format as the BLOCK\_READ registers, the only difference being that its contents are updated with the SMBA edge rather than the internal clock edge. This command is read with the PMBus<sup>™</sup> Block Read protocol.

#### MFR\_SPECIFIC\_17: READ\_DIAGNOSTIC\_WORD (E1h)

The READ\_DIAGNOSTIC\_WORD PMBus<sup>™</sup> command will report all of the LM25066A faults and warnings in a single read operation. The standard response to the assertion of the SMBA signal of issuing multiple read requests to various status registers can be replaced by a single word read to the DIAGNOSTIC\_WORD register. The READ\_DIAGNOSTIC\_WORD command should be read with the PMBus<sup>™</sup> Read Word protocol. The DIAGNOSTIC\_WORD is also returned in the BLOCK\_READ, BLACK\_BOX\_READ, and AVG\_BLOCK\_READ operations.

Meaning	Default
VOUT_UNDERVOLTAGE_WARN	0
IIN_OP_WARN	0
VIN_UNDERVOLTAGE_WARN	0
VIN_OVERVOLTAGE_WARN	0
POWER GOOD	1
OVER_TEMPERATURE_WARN	0
TIMER_LATCHED_OFF	0
	VOUT_UNDERVOLTAGE_WARN IIN_OP_WARN VIN_UNDERVOLTAGE_WARN VIN_OVERVOLTAGE_WARN POWER GOOD OVER_TEMPERATURE_WARN

#### Table 38. DIAGNOSTIC\_WORD Format

Meaning	Default			
EXT_MOSFET_SHORTED	0			
CONFIG_PRESET	1			
DEVICE_OFF	1			
VIN_UNDERVOLTAGE_FAULT	1			
VIN_OVERVOLTAGE_FAULT	0			
IIN_OC/PFET_OP_FAULT	0			
OVER_TEMPERATURE_FAULT	0			
CML_FAULT	0			
CIRCUIT_BREAKER_FAULT	0			
	Meaning         EXT_MOSFET_SHORTED         CONFIG_PRESET         DEVICE_OFF         VIN_UNDERVOLTAGE_FAULT         VIN_OVERVOLTAGE_FAULT         IIN_OC/PFET_OP_FAULT         OVER_TEMPERATURE_FAULT         CML_FAULT			

#### Table 38. DIAGNOSTIC\_WORD Format (continued)

#### MFR\_SPECIFIC\_18: AVG\_BLOCK\_READ (E2h)

The AVG\_BLOCK\_READ command concatenates the DIAGNOSTIC\_WORD with input and output average telemetry information (IIN, VOUT, VIN, PIN) as well as TEMPERATURE to capture all of the operating information of the part in a single PMBus<sup>™</sup> transaction. The block is 12 bytes long with telemetry information being sent out in the same manner as if an individual READ\_AVG\_XXX command had been issued (shown below). AVG\_BLOCK\_READ also guarantees that the VIN, VOUT, PIN, and IIN measurements are all time-aligned whereas there is a chance they may not be if read with individual PMBus<sup>™</sup> commands. To read data from the AVG\_BLOCK\_READ command, use the SMBus Block Read protocol.

Byte Count (always 12)	(1 byte)
DIAGNOSTIC_WORD	(1 word)
AVG_IIN	(1 word)
AVG_VOUT	(1 word)
AVG_VIN	(1 word)
AVG_PIN	(1 word)
TEMPERATURE	(1 word)

#### Table 39. AVG\_BLOCK\_READ Register Format

www.ti.com



Figure 49. Command/Register and Alert Flow Diagram

LM25066A



## Reading and Writing Telemetry Data and Warning Thresholds

All measured telemetry data and user programmed warning thresholds are communicated in 12 bit two's compliment binary numbers read/written in 2 byte increments conforming to the Direct format as described in section 8.3.3 of the PMBus<sup>™</sup> Power System Management Protocol Specification 1.1 (Part II). The organization of the bits in the telemetry or warning word is shown in Table 40, where Bit\_11 is the most significant bit (MSB) and Bit\_0 is the least significant bit (LSB). The decimal equivalent of all warning and telemetry words are constrained to be within the range of 0 to 4095, with the exception of temperature. The decimal equivalent value of the temperature word ranges from 0 to 65535.

Byte	B7	B6	B5	B4	B3	B2	B1	В0
1	Bit_7	Bit_6	Bit_5	Bit_4	Bit_3	Bit_2	Bit_1	Bit_0
2	0	0	0	0	Bit_11	Bit_10	Bit_9	Bit_8

Conversion from direct format to real world dimensions of current, voltage, power, and temperature is accomplished by determining appropriate coefficients as described in section 7.2.1 of the PMBus<sup>™</sup> Power System Management Protocol Specification 1.1 (Part II). According to this specification, the host system converts the values received into a reading of volts, amperes, watts, or other units using the following relationship:

$$X = \frac{1}{m}(Y \times 10^{-R} - b)$$

where:

X: the calculated "real world" value (volts, amps, watt, etc.)

m: the slope coefficient

Y: a two byte two's complement integer received from device

b: the offset, a two byte two's complement integer

R: the exponent, a one byte two's complement integer

R is only necessary in systems where m is required to be an integer (for example, where m may be stored in a register in an integrated circuit). In those cases, R only needs to be large enough to yield the desired accuracy.

 Table 41. Telemetry and Warning Conversion Coefficients

Table 41. Telenicity and Warning Conversion Coefficients							
Commands	Condition	Format	Number of Data Bytes	m	b	R	Unit
READ_VIN, READ_AVG_VIN VIN_OV_WARN_LIMIT VIN_UV_WARN_LIMIT		DIRECT	2	22070	-1800	-2	V
READ_VOUT, READ_AVG_VOUT VOUT_UV_WARN_LIMIT		DIRECT	2	22070	-1800	-2	V
READ_VAUX		DIRECT	2	3546	-3	0	V
READ_IIN <sup>(1)</sup> , READ_AVG_IIN MFR_IIN_OC_WARN_LIMIT	CL = GND	DIRECT	2	13661	-5200	-2	A
READ_IN <sup>(1)</sup> , READ_AVG_IN MFR_IIN_OC_WARN_LIMIT	CL = VDD	DIRECT	2	6852	-3100	-2	A
READ_PIN <sup>(1)</sup> , READ_AVG_PIN, READ_PIN_PEAK MFR_PIN_OP_WARN_LIMIT	CL = GND	DIRECT	2	736	-3300	-2	W
READ_PIN <sup>(1)</sup> , READ_AVG_PIN, READ_PIN_PEAK MFR_PIN_OP_WARN_LIMIT	CL = VDD	DIRECT	2	369	-1900	-2	W
READ_TEMPERATURE_1 OT_WARN_LIMIT OT_FAULT_LIMIT		DIRECT	2	16000	0	-3	°C

(1) The coefficients relating to current/power measurements and warning thresholds shown in Table 41 are normalized to a sense resistor (R<sub>S</sub>) value of 1mΩ. In general, the current/power coefficients can be calculated using the relationships shown in Table 42.



www.ti.com

(37)

SNVS700F-DECEMBER 2010-REVISED FEBRUARY 2013

Table 42. Current and F	Table 42. Current and Power Telemetry and warning Conversion Coefficients ( $R_s$ in $m_{\Omega}$ )							
Commands	Condition	Format	Number of Data Bytes	m	b	R	Unit	
*READ_IIN, READ_AVG_IIN MFR_IIN_OC_WARN_LIMIT	CL = GND	DIRECT	2	13661 x R <sub>S</sub>	-5200	-2	A	
*READ_IIN, READ_AVG_IIN MFR_IIN_OC_WARN_LIMIT	CL = VDD	DIRECT	2	6854 x R <sub>S</sub>	-3100	-2	A	
*READ_PIN, READ_AVG_PIN, READ_PIN_PEAK MFR_PIN_OP_WARN_LIMIT	CL = GND	DIRECT	2	736 x R <sub>S</sub>	-3300	-2	W	
*READ_PIN, READ_AVG_PIN,	CL = VDD	DIRECT	2	369 x R <sub>S</sub>	-1900	-2	W	

## Table 42. Current and Power Telemetry and Warning Conversion Coefficients ( $R_s$ in m $\Omega$ )

Care must be taken to adjust the exponent coefficient, R, such that the value of m remains within the range of - 32768 to +32767. For example, if a 5 m $\Omega$  sense resistor is used, the correct coefficients for the READ\_IIN command with CL = VDD would be m = 6830, b = -310, R = -1.

## A Note on the "b" Coefficient

READ\_PIN\_PEAK MFR\_PIN\_OP\_WARN\_LIMIT

Since b coefficients represent offset, for simplification b is set to zero in the following discussions.

## **Reading Current**

The current register actually displays a value equivalent to a voltage across the user specified sense resistor, R<sub>S</sub>. The coefficients enable the data output to be converted to amps. The values shown in the example are based on having the device programmed for a 25 mV current limit threshold (CL = GND). In the 25mV range, the LSB value is 7.32  $\mu$ V and the full scale range is 30.2 mV. In the 46mV range (CL = VDD), the LSB value is 14.64  $\mu$ V and the full scale range in 60.4 mV.

Step	Example
1. Determine full scale current and shunt value based on 29.98 mV across shunt at full scale. Use either: $I_{IN\_MAX} = \frac{30.2 \text{ mV}}{R_S}$ (38) or:	Example: 122A application with 250 $\mu\Omega$ shunt. $I_{IN\_MAX} = \frac{30.2 \text{ mV}}{0.25 \text{ m}\Omega} = 120.8\text{A} $ (39)
2. Determine m': $m'' = \frac{4095}{I_{IN\_MAX}}$ (40)	$m' = \frac{4095}{120.8A} = 33.90$ (41)
3. Determine exponent R necessary to set m' to integer value m:	Select R to provide integer value of m:
$10^{\rm R} = \frac{\rm m'}{\rm m} $ (42)	$R = \log_{10} \frac{33.90}{3390} $ (43) R = -2
4. Final values	m = 3390
	R = -2
	b = 0

## Reading Input and Output Voltage

Coefficients for VIN and VOUT are fixed and are consistent between read telemetry measurements (for example, READ\_VIN, READ\_AVG\_VIN) and warning thresholds (for example, VIN\_UV\_WARN\_LIMIT). Input and output voltage values are read/written in Direct format with 12-bit resolution and a 4.54 mV LSB. An example of calculating the PMBus<sup>™</sup> coefficients for input voltage is shown below.

Copyright © 2010–2013, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

SNVS700F – DECEMBER 2010 – REVISED FEBRUARY 2013

Step	Example
1. Determine m' based on full scale analog input and full scale digital range: $m'' = \frac{4095}{V_{IN\_MAX}} = \frac{4095}{18.59V}$ (44)	$m' = \frac{4095}{18.59V} = 220.26$ (45)
2. Determine exponent R necessary to set m' to integer value m with desired accuracy:	Select R to provide 5 digit accuracy for the integer value of m (which would be 21703 in this example:
$10^{R} = \frac{m'}{m} \tag{46}$	$R = \log_{10} \frac{220.26}{22026} \tag{47}$
	R = -2
3. Final values	m = 22026
	R = -2
	b =0

## **Reading Power**

The power calculation of the LM25066A is a relative power calculation meaning that full scale of the power register corresponds to simultaneous full scale values in the current register and voltage register such that the power register has the following relationship based on decimal equivalents of the register contents:

$$\mathsf{PIN} = \frac{\mathsf{IIN} \times \mathsf{VIN}}{4095}$$

(48)

For this reason power coefficients will also vary depending on the shunt value and must be calculated for each application. The power LSB will vary depending on shunt value according to 276  $\mu$ W/Rsense for 46mV range or 138.2  $\mu$ W/Rsense for 25mV range.

Step	Example
1. Determine full scale power from known full scale of input current and input voltage $P_{IN\_MAX} = V_{IN\_MAX} \times I_{IN\_MAX}$	Example: 125A application with 250 $\mu\Omega$ shunt. P <sub>IN_MAX</sub> = (18.59V) x (120.8A) = 2246W
2. Determine m': $m' = \frac{4095}{P_{MAX}}$ (49)	$m' = \frac{4095}{2246W} = 1.823 $ (50)
3. Optional: Determine exponent R necessary to set m' to integer value m with desired accuracy:	Select R (in this case selected to provide 4 digit accuracy for the integer value of m):
$10^{R} = \frac{m'}{m} $ (51)	$R = \log_{10} \frac{1.823}{1823} $ (52) R = -3
4. Final values	m = 1823
	R = -3
	b = 0

## **Determining Telemetry Coefficients Empirically With Linear Fit**

The coefficients for telemetry measurements and warning thresholds presented in Table 41 are adequate for the majority of applications. Current and power coefficients must be calculated per application as they are dependent on the value of the sense resistor,  $R_S$ , used. Table 42 provides the equations necessary for calculating the current and power coefficients for the general case. The small signal nature of the current measurement make it and the power measurement more susceptible to PCB parasitics than other telemetry channels. This may cause slight variations in the optimum coefficients (m, b, R) for converting from Direct format digital values to real-world values (for example, Amps and Watts). The optimum coefficients can be determined empirically for a specific application and PCB layout using two or more measurements of the telemetry channel of interest. The current coefficients can be determined using the following method:

1. While the LM25066A is in normal operation measure the voltage across the sense resistor using kelvin test

points and a high accuracy DVM while controlling the load current. Record the integer value returned by the READ\_AVG\_IIN command (with the SAMPLES\_FOR\_AVG set to a value greater than 0) for two or more voltages across the sense resistor. For best results, the individual READ\_AVG\_IIN measurements should span nearly the full scale range of the current (for example, voltage across R<sub>S</sub> of 5 mV and 20 mV).

2. Convert the measured voltages to currents by dividing them by the value of  $R_s$ . For best accuracy, the value of  $R_s$  should be measured. Table 43 assumes a sense resistor value of 5 m $\Omega$ .

Table 43. Measurements for Linear Fit Determination of Current Coefficients

		•
Measured Voltage Across R <sub>S</sub> (V)	Measured Current (A)	READ_AVG_IIN (integer value)
0.005	1	648
0.01	2	1331
0.02	4	2698

- 1. Using the spreadsheet or math program of your choice, determine the slope and the y-intercept values returned by the READ AVG IIN command versus the measured current. For the data shown in Table 43:
  - READ AVG IIN value = slope x (Measured Current) + (y-intercept)
  - slope = 683.4
  - y-intercept = -35.5
- 2. To determine the '**m**' coefficient, simply shift the decimal point of the calculated slope to arrive at an integer with a suitable number of significant digits for accuracy (typically 4) while staying with the range of -32768 to +32767. This shift in the decimal point equates to the '**R**' coefficient. For the slope value shown above, the decimal point would be shifted to the right once hence  $\mathbf{R} = -1$ .
- 3. Once the '**R**' coefficient has been determined, the '**b**' coefficient is found by multiplying the y-intercept by  $10^{-10}$  R. In this case the value of **b** = -355.
  - Calculated Current Coefficients:
  - **m** = 6834
  - **b** = -355

$$X = \frac{1}{m} (Y \times 10^{-R} - b)$$

where:

X: the calculated "real world" value (volts, amps, watts, temperature)

m: the slope coefficient, is the two byte, two's complement integer

Y: a two byte two's complement integer received from device

b: the offset, a two byte, two's complement integer

**R:** the exponent, a one byte two's complement integer

The above procedure can be repeated to determine the coefficients of any telemetry channel simply by substituting measured current for some other parameter (for example, power, voltage, etc.).

## Writing Telemetry Data

There are several locations that will require writing data if their optional usage is desired. Use the same coefficients previously calculated for your application and apply them using this method as prescribed by the PMBus<sup>™</sup> revision section 7.2.2 "Sending a Value"

 $Y = (mX + b) \times 10^{R}$ 

where:

X: the calculated "real world" value (volts, amps, watts, temperature)

m: the slope coefficient, is the two byte, two's complement integer

(53)

(54)



www.ti.com

Y: a two byte two's complement integer received from device

b: the offset, a two byte two's complement integer

R: the exponent, a one byte two's complement integer

## PMBus<sup>™</sup> Address Lines (ADR0, ADR1, ADR2)

The three address lines are to be set high (connect to VDD), low (connect to GND), or open to select one of 27 addresses for communicating with the LM25066A. Table 44 depicts 7-bit addresses (eighth bit is read/write bit):

ADR2	ADR1	ADR0	Decoded Address
Z	Z	Z	40h
Z	Z	0	41h
Z	Z	1	42h
Z	0	Z	43h
Z	0	0	44h
Z	0	1	45h
Z	1	Z	46h
Z	1	0	47h
Z	1	1	10h
0	Z	Z	11h
0	Z	0	12h
0	Z	1	13h
0	0	Z	14h
0	0	0	15h
0	0	1	16h
0	1	Z	17h
0	1	0	50h
0	1	1	51h
1	Z	Z	52h
1	Z	0	53h
1	Z	1	54h
1	0	Z	55h
1	0	0	56h
1	0	1	57h
1	1	Z	58h
1	1	0	59h
1	1	1	5Ah

### Table 44. Device Addressing



#### SNVS700F – DECEMBER 2010 – REVISED FEBRUARY 2013

#### **SMBus Communications Timing Requirements**



Figure 50. SMBus Timing Diagram

**Table 45. SMBus Timing Definition** 

Symbol	Parameter	Lim	its	Unit	Comments
		Min	Max		
F <sub>SMB</sub>	SMBus Operating Frequency	10	400	kHz	
T <sub>BUF</sub>	Bus free time between Stop and Start Condition	1.3		μs	
T <sub>HD:STA</sub>	Hold time after (Repeated) Start Condition. After this period, the first clock is generated.	0.6		μs	
T <sub>SU:STA</sub>	Repeated Start Condition setup time	0.6		μs	
T <sub>SU:STO</sub>	Stop Condition setup time	0.6		μs	
T <sub>HD:DAT</sub>	Data hold time	300		ns	
T <sub>SU:DAT</sub>	Data setup time	100		ns	
T <sub>TIMEOUT</sub>	Clock low timeout	25	35	ms	(1)
T <sub>LOW</sub>	Clock low period	1.5		μs	
T <sub>HIGH</sub>	Clock high period	0.6		μs	(2)
T <sub>LOW:SEXT</sub>	Cumulative clock low extend time (slave device)		25	ms	(3)
T <sub>LOW:MEXT</sub>	Cumulative low extend time (master device)		10	ms	(4)
T <sub>F</sub>	Clock or Data Fall Time	20	300	ns	(5)
T <sub>R</sub>	Clock or Data Rise Time	20	300	ns	(5)

(1) Devices participating in a transfer will timeout when any clock low exceeds the value of T<sub>TIMEOUT,MIN</sub> of 25 ms. Devices that have detected a timeout condition must reset the communication no later than T<sub>TIMEOUT,MAX</sub> of 35 ms. The maximum value must be adhered to by both a master and a slave as it incorporates the cumulative stretch limit for both a master (10ms) and a slave (25ms).

(2) T<sub>HIGH MAX</sub> provides a simple method for devices to detect bus idle conditions.

(3) T<sub>LOW:SEXT</sub> is the cumulative time a slave device is allowed to extend the clock cycles in one message from the initial start to the stop. If a slave exceeds this time, it is expected to release both its clock and data lines and reset itself.

(4) T<sub>LOW:MEXT</sub> is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from start-to-ack, ack-to-ack, or ack-to-stop.

(5) Rise and fall time is defined as follows:•  $T_R = (V_{ILMAX} - 0.15)$  to  $(V_{IHMIN} + 0.15)$ •  $T_F = 0.9$  VDD to  $(V_{ILMAX} - 0.15)$ 

## **SMBA** Response

The SMBA effectively has two masks:

- 1. The Alert Mask Register at D8h, and
- 2. The ARA Automatic Mask.



The ARA Automatic Mask is a mask that is set in response to a successful ARA read. An ARA read operation returns the PMBus<sup>™</sup> address of the lowest addressed part on the bus that has its SMBA asserted. A successful ARA read means that THIS part was the one that returned its address. When a part responds to the ARA read, it releases the <u>SMBA</u> signal. When the last part on the bus that has an SMBA set has successfully reported its address, the <u>SMBA</u> signal will de-assert.

The way that the LM25066A releases the SMBA signal is by setting the ARA Automatic mask bit for all fault conditions present at the time of the ARA read. All status registers will still show the fault condition, but it will not generate an SMBA on that fault again until the ARA Automatic mask is cleared by the host issuing a Clear Fault command to this part. This should be done as a routine part of servicing an SMBA condition on a part, even if the ARA read is not done. Figure 51 depicts a schematic version of this flow.



Figure 51. Typical Flow Schematic for SMBA Fault



SNVS700F-DECEMBER 2010-REVISED FEBRUARY 2013

## **REVISION HISTORY**

Cł	nanges from Revision E (February 2013) to Revision F	Page
•	Changed layout of National Data Sheet to TI format	52



11-Apr-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
LM25066APSQ/NOPB	ACTIVE	WQFN	NHZ	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L25066A	Samples
LM25066APSQE/NOPB	ACTIVE	WQFN	NHZ	24	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L25066A	Samples
LM25066APSQX/NOPB	ACTIVE	WQFN	NHZ	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L25066A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM25066APSQ/NOPB	WQFN	NHZ	24	1000	178.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM25066APSQE/NOPB	WQFN	NHZ	24	250	178.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM25066APSQX/NOPB	WQFN	NHZ	24	4500	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

27-Apr-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM25066APSQ/NOPB	WQFN	NHZ	24	1000	213.0	191.0	55.0
LM25066APSQE/NOPB	WQFN	NHZ	24	250	213.0	191.0	55.0
LM25066APSQX/NOPB	WQFN	NHZ	24	4500	367.0	367.0	35.0

## **MECHANICAL DATA**

# NHZ0024B





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications					
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive				
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications				
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers				
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps				
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy				
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial				
Interface	interface.ti.com	Medical	www.ti.com/medical				
Logic	logic.ti.com	Security	www.ti.com/security				
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense				
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video				
RFID	www.ti-rfid.com						
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com				
Wireless Connectivity	www.ti.com/wirelessconnectivity						

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated