

## LM148QML Quad 741 Op Amps **General Description**

The LM148 is a true quad LM741. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar LM741 operational amplifier. In addition the total supply current for all four amplifiers is comparable to the supply current of a single LM741 type op amp. Other features include input offset currents and input bias current which are much less than those of a standard LM741. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.

The LM148 can be used anywhere multiple LM741 or LM1558 type amplifiers are being used and in applications where amplifier matching or high packing density is required.

### Features

- 741 op amp operating characteristics
- Class AB output stage—no crossover distortion
- Pin compatible with the LM124
- Overload protection for inputs and outputs
- 0.6 mA/Amplifier Low supply current drain:
- 1 mV Low input offset voltage:
- Low input offset current:
- 30 nA Low input bias current 120 dB
- High degree of isolation between amplifiers:
- Gain bandwidth product (unity gain): 1.0 MHz

### **Ordering Information**

| NS PART NUMBER | SMD PART NUMBER | NS PACKAGE NUMBER | PACKAGE DESCRIPTION        |
|----------------|-----------------|-------------------|----------------------------|
| LM148E/883     |                 | E20A              | 20LD LEADLESS CHIP CARRIER |
| LM148J/883     |                 | J14A              | 14LD CERDIP                |

### **Connection Diagrams**



**Top View** See NS Package Number J14A

4 nA



### Absolute Maximum Ratings (Note 1)

| -                                                   |                                              |
|-----------------------------------------------------|----------------------------------------------|
| Supply Voltage                                      | ±22V                                         |
| Differential Input Voltage                          | ±44V                                         |
| Output Short Circuit Duration(Note 2)               | Continuous                                   |
| Power Dissipation (P <sub>d</sub> at 25°C) (Note 3) | 1100mW                                       |
| Thermal Resistance                                  |                                              |
| $\theta_{JA}$                                       |                                              |
| CERDIP (Still Air)                                  | 103°C/W                                      |
| CERDIP (500LF/ Min Air flow)                        | 52°C/W                                       |
| LCC (Still Air)                                     | 90°C/W                                       |
| LCC (500LF/ Min Air flow)                           | 66°C/W                                       |
| $\theta_{JC}$                                       |                                              |
| CERDIP                                              | 19°C/W                                       |
| LCC                                                 | 21°C/W                                       |
| Maximum Junction Temperature (T <sub>jMAX</sub> )   | 150°C                                        |
| Operating Temperature Range                         | $-55^{\circ}C \le T_A \le +125^{\circ}C$     |
| Storage Temperature Range                           | $-65^{\circ}C \leq T_{A} \leq +150^{\circ}C$ |
| Lead Temperature (Soldering, 10 sec.) Ceramic       | 300°C                                        |
| ESD tolerance (Note 4)                              | 500V                                         |
|                                                     |                                              |

### **Quality Conformance Inspection**

MIL-STD-883, Method 5005 — Group A

| Subgroup | Description         | Temp(°C) |
|----------|---------------------|----------|
| 1        | Static tests at     | +25      |
| 2        | Static tests at     | +125     |
| 3        | Static tests at     | -55      |
| 4        | Dynamic tests at    | +25      |
| 5        | Dynamic tests at    | +125     |
| 6        | Dynamic tests at    | -55      |
| 7        | Functional tests at | +25      |
| 8A       | Functional tests at | +125     |
| 8B       | Functional tests at | -55      |
| 9        | Switching tests at  | +25      |
| 10       | Switching tests at  | +125     |
| 11       | Switching tests at  | -55      |

### **Electrical Characteristics**

DC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.)  $V_{CC} = \pm 15V$ ,  $R_S = 0\Omega$ 

| Symbol           | Parameter                    | Conditions                                                                                | Notes    | Min | Max | Units | Sub-<br>groups |
|------------------|------------------------------|-------------------------------------------------------------------------------------------|----------|-----|-----|-------|----------------|
| V <sub>IO</sub>  | Input Offset Voltage         | $V_{CM} = 0V, R_S = 50 \Omega$                                                            |          | -5  | +5  | mV    | 1              |
|                  |                              |                                                                                           |          | -6  | +6  | mV    | 2,3            |
| I <sub>IO</sub>  | Input Offset Current         | $V_{CM} = 0V$                                                                             |          | -25 | +25 | nA    | 1              |
|                  |                              |                                                                                           |          | -75 | +75 | nA    | 2,3            |
| ±l <sub>IB</sub> | Input Bias Current           | $V_{CM} = 0V$                                                                             |          | 1   | 100 | nA    | 1              |
|                  |                              |                                                                                           |          | 1   | 325 | nA    | 2,3            |
| R <sub>in</sub>  | Input Resistance             |                                                                                           | (Note 5) | 0.8 |     | MΩ    | 1              |
| PSRR+            | Power Supply Rejection Ratio | +V <sub>CC</sub> = +15V and +5V, -V <sub>CC</sub> = $-15V$ , R <sub>S</sub> = 50 $\Omega$ |          | 77  |     | dB    | 1, 2, 3        |
| PSRR-            | Power Supply Rejection Ratio | +V_{CC} = +15V, -V_{CC} = -15V and -5V, $R_S = 50 \Omega$                                 |          | 77  |     | dB    | 1, 2, 3        |

### Electrical Characteristics (Continued)

DC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.)  $V_{CC} = \pm 15V$ ,  $R_S = 0\Omega$ 

| Symbol             | Parameter                   | Conditions                                   | Notes | Min | Max | Units | Sub-<br>groups |
|--------------------|-----------------------------|----------------------------------------------|-------|-----|-----|-------|----------------|
| CMRR               | Common Mode Rejection Ratio | $+V_{CM} = \pm 12V, R_{S} = 50\Omega$        |       | 70  |     | dB    | 1, 2, 3        |
| I <sub>OS</sub> +  | Short Circuit Current       |                                              |       | -55 | -14 | mA    | 1              |
| I <sub>os</sub> -  | Short Circuit Current       |                                              |       | 14  | 55  | mA    | 1              |
| I <sub>cc</sub>    | Power Supply Current        |                                              |       | 0.4 | 3.6 | mA    | 1              |
|                    |                             |                                              |       | 0.4 | 4.5 | mA    | 2, 3           |
| A <sub>VS</sub> +  | Large Signal Voltage Gain   | $V_{OUT} = 0V$ to +10V, $R_L > 2 k\Omega$    |       | 50  |     | V/mV  | 4              |
|                    |                             |                                              |       | 25  |     | V/mV  | 5, 6           |
| A <sub>VS</sub> -  | Large Signal Voltage Gain   | $V_{OUT} = 0V$ to $-10V$ , $R_L > 2 k\Omega$ |       | 50  |     | V/mV  | 4              |
|                    |                             |                                              |       | 25  |     | V/mV  | 5, 6           |
| V <sub>out</sub> + | Output Voltage Swing        | $R_L = 10 \ k\Omega$                         |       | +12 |     | V     | 4, 5, 6        |
|                    |                             | $R_L = 2k\Omega$                             |       | +10 |     | V     | 4, 5, 6        |
| V <sub>out</sub> - | Output Voltage Swing        | $R_L = 10 \text{ k}\Omega$                   |       |     | -12 | V     | 4, 5, 6        |
|                    |                             | $R_L = 2k\Omega$                             |       |     | -10 | V     | 4, 5, 6        |

### **Electrical Characteristics**

AC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.)  $V_{CC} = \pm 15V$ ,  $A_V = 1$ ,  $R_S = 0\Omega$ 

| Symbol          | Parameter              | Conditions | Notes | Min | Max | Units | Sub-<br>groups |
|-----------------|------------------------|------------|-------|-----|-----|-------|----------------|
| ±SR             | Slew Rate              |            |       | 0.2 |     | V/µs  | 7, 8A, 8B      |
| G <sub>BW</sub> | Gain Bandwidth Product |            |       | 0.4 | 1.4 | MHz   | 7, 8A, 8B      |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

**Note 3:** The maximum power dissipation for these devices must be derated at elevated temperatures and is dicated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is less. **Note 4:** Human body model, 1.5 k $\Omega$  in series with 100 pF

Note 5: Parameter Guaranteed, Not Tested.

### Cross Talk Test Circuit V<sub>s</sub> = ±15V



100 (6, 9, 13) (5, 10, 12) (5, 10, 12) (5, 10, 12) (7, 8, 14) (7, 8, 14) (7, 8, 14) (7, 8, 14)

20120507

# Cross Talk Test Circuit $V_s = \pm 15V$ (Continued)



LM148QML



### **Typical Performance Characteristics Supply Current** SUPPLY CURRENT (mA) +25°C +125°C SUPPLY VOLTAGE (±V) Voltage Swing PEAK TO PEAK OUTPUT SWING (V) T<sub>A</sub> = 25°C SUPPLY VOLTAGE (+V) **Negative Current Limit** -15 **NEGATIVE OUTPUT VOLTAGE SWING(V)** V<sub>S</sub> = ±15V -55°C -10 +25<sup>°</sup> -5 +125°Ċ **OUTPUT SINK CURRENT (mA)**



# Common-Mode Rejection Ratio 120 Vs = ±15V Tr = 25°C







Small Signal Pulse Response (LM148)



**Open Loop Frequency Response** 







2012033



www.national.com

# Typical Performance Characteristics (Continued)













Input Noise Voltage and Noise Current



Negative Common-Mode Input Voltage Limit



### **Application Hints**

The LM148 series are quad low power LM741 op amps. In the proliferation of quad op amps, these are the first to offer the convenience of familiar, easy to use operating characteristics of the LM741 op amp. In those applications where LM741 op amps have been employed, the LM148 series op amps can be employed directly with no change in circuit performance.

The package pin-outs are such that the inverting input of each amplifier is adjacent to its output. In addition, the amplifier outputs are located in the corners of the package which simplifies PC board layout and minimizes package related capacitive coupling between amplifiers.

The input characteristics of these amplifiers allow differential input voltages which can exceed the supply voltages. In addition, if either of the input voltages is within the operating common-mode range, the phase of the output remains correct. If the negative limit of the operating common-mode range is exceeded at both inputs, the output voltage will be positive. For input voltages which greatly exceed the maximum supply voltages, either differentially or common-mode, resistors should be placed in series with the inputs to limit the current.

Like the LM741, these amplifiers can easily drive a 100 pF capacitive load throughout the entire dynamic output voltage and current range. However, if very large capacitive loads must be driven by a non-inverting unity gain amplifier, a resistor should be placed between the output (and feedback

### Typical Applications—LM148

connection) and the capacitance to reduce the phase shift resulting from the capacitive loading.

The output current of each amplifier in the package is limited. Short circuits from an output to either ground or the power supplies will not destroy the unit. However, if multiple output shorts occur simultaneously, the time duration should be short to prevent the unit from being destroyed as a result of excessive power dissipation in the IC chip.

As with most amplifiers, care should be taken lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole which capacitance from the input to ground creates.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.





 $f_{MAX}$  = 5 kHz, THD  $\leq 0.03\%$ 

R1 = 100k pot. C1 = 0.0047  $\mu F,$  C2 = 0.01  $\mu F,$  C3 = 0.1  $\mu F,$  R2 = R6 = R7 = 1M,

R3 = 5.1k,  $R4 = 12\Omega$ ,  $R5 = 240\Omega$ , Q = NS5102, D1 = 1N914, D2 = 3.6V avalanche

diode (ex. LM103),  $V_S = \pm 15V$ 

A simpler version with some distortion degradation at high frequencies can be made by using A1 as a simple inverting amplifier, and by putting back to back zeners in the feedback loop of A3.

### Typical Applications—LM148 (Continued)









## Typical Applications—LM148 (Continued)



www.national.com



Use the BP outputs to tune Q, Q', tune the 2 sections separately

 $R1 = R2 = 92.6k, R3 = R4 = R5 = 100k, R6 = 10k, R0 = 107.8k, R_L = 100k, R_H = 155.1k,$ 

R'1 = R'2 = 50.9k, R'4 = R'5 = 100k, R'6 = 10k, R'0 = 5.78k, R'L = 100k, R'H = 248.12k, R'f = 100k. All capacitors are 0.001 µF.

### Lowpass Response



## **Typical Simulation**





LM148QML

## **Revision History Section**

| Date<br>Released | Revision | Section                       | Originator | Changes                                                                                                                     |
|------------------|----------|-------------------------------|------------|-----------------------------------------------------------------------------------------------------------------------------|
| 02/08/05         | A        | New Release, Corporate format | L. Lytle   | 1 MDS data sheet converted into one<br>Corp. data sheet format. MNLM148-X,<br>Rev. 2A2. MDS data sheet will be<br>archived. |



### Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

www.national.com