

# L9777

### Low power voltage regulator

#### Datasheet - production data

PowerSSO-12 (exposed DIE Pad)

### Features

- Operating DC supply voltage range 5.6 V to 31 V
- Low current consumption (110 µA typ @ I<sub>out</sub> = 0)
- High precision output voltage (2 %)
- Low dropout voltage
- VDD tracking regulator switchable on/off by VDD\_EN pin
- Reset circuit sensing the output voltage down to 1 V.
- Double reset function

- Adjustable reset threshold
- External capacitor to set NMI/ reset power up delay and watchdog frequency
- Over temperature protection
- Wide temperature range ( $T_1 = -40 \degree C$  to 150  $\degree C$ )
- Short circuit proof
- Suitable for use in automotive electronics

#### Description

The L9777 is a monolithic integrated low drop regulator which can supply up to 200 mA, available in the PowerSSO-12 package.

It is designed to supply microprocessor systems under severe conditions of automotive applications and therefore equipped with additional protection functions against over load, short circuit and over temperature.

Of course the L9777 can also be used in other applications where a regulated voltage is required.

#### Table 1. Device summary

Order code	Package	Packing
L9777A	PowerSSO-12	Tray
L9777B	PowerSSO-12	Tray
L9777B13TR	PowerSSO-12	Tape and reel
L9777C	PowerSSO-12	Тгау
L9777C13TR	PowerSSO-12	Tape and reel

This is information on a product in full production.

# Contents

1	Bloc	k diagrams and pins configuration د د ماه ماه ماه ماه ماه k diagrams and pins configuration د د د د د د د	5
	1.1	Block diagram (option A)	5
	1.2	Option B features	5
	1.3	Option C features	7
2	Abso	olute maximum ratings	)
3	Fund	tional description	l
	3.1	Voltage regulator	ļ
	3.2	Reset 11	l
	3.3	NMI and RESET driver delay 13	3
	3.4	RESET adjustable threshold 14	ļ
	3.5	Watchdog 14	ł
		and lefted allows a	
4	VDD	regulated voltage	,
4 5		LOW (option C)	
-	VDD		7
5	VDD	_LOW (option C)	7
5	VDD Devi	_LOW (option C)	<b>3</b>
5	VDD Devi 6.1	_LOW (option C)	<b>3</b> 3
5	<b>VDD</b> <b>Devi</b> 6.1 6.2 6.3	_LOW (option C)	<b>7</b> <b>3</b> 3 3 3 3
5 6	<b>VDD</b> <b>Devi</b> 6.1 6.2 6.3 <b>Elec</b>	LOW (option C)       17         ce options       18         Option A       18         Option B       18         Option C       18	7 3 3 3 3 3



# List of tables

Table 1.	Device summary	1
Table 2.	Pin description	7
Table 3.	Absolute maximum ratings	9
Table 4.	Electrical and thermal characteristics	9
Table 5.	Revision history	4



# List of figures

Figure 1.	Block diagram (option A).	. 5
Figure 2.	Package pin configuration (options A and B)	
Figure 3.	Block diagram (option B).	. 6
Figure 4.	Block diagram (option C)	. 6
Figure 5.	Package pin configuration (option C)	. 7
Figure 6.	VCC versus output current IVCC	11
Figure 7.	Filter time between VCC and NMI	11
Figure 8.	Reset time diagram.	12
Figure 9.	Filter time between NMI and RESET	12
Figure 10.	RESET and NMI drivers fall time	13
Figure 11.	Resistor divider to adjust the under voltage threshold	14
Figure 12.	Watchdog timing waveforms.	
Figure 13.	VDD_LOW filter time.	17
Figure 14.	PowerSSO-12 mechanical data and package dimensions	23

## **1** Block diagrams and pins configuration

### 1.1 Block diagram (option A)



### 1.2 Option B features

- VDD can sustain short to 40 V regardless of VI battery voltage
- Current capability of VDD scaled down to 50 mA with dropout of 1.5 V (Max.)
- In default condition, VDD and WD functions are disabled using 2 pull down current on VDD\_EN and WD\_EN pin
- Standby current consumption reduced to 100 µA (Typ.)







Figure 3. Block diagram (option B)

Figure 4. Block diagram (option C)





DocID13496 Rev 4

### 1.3 Option C features

- VDD can sustain short to 40 V regardless of VI battery voltage
- Current capability of VDD scaled down to 50 mA with dropout of 1.5V (Max.)
- In default condition, VDD and WD functions are disabled using 2 pull down current on VDD\_EN and WD\_EN pin
- Double reset function removed and pin RESET used to detect undervoltage condition on VDD regulated voltage (VDD\_LOW pin)



#### Figure 5. Package pin configuration (option C)

Pin#	I/O	Name	Function			
1	0	RESET/VDD_LOW	OPTION A & B: RESET output. This pin is set low if NMI output goes low for adjustable filter time OPTION C: VDD_LOW output This pin is set low when undervoltage on VDD is detected			
2	0	O NMI Non maskable Interrupt Output This pin is set low when low voltage on VCC is detected of frequency of WD signal is too low.				
3	I	D	NMI/RESET power up delay. External cap on this pin sets the time response of the VCC low voltage detector and the time response of the watchdog monitor.			
4	I	VDD_EN	VDD control. <b>OPTION A:</b> If this pin is low VDD output voltage is not available (connect this pin to VCC or left floating to switch on VDD output voltage) <b>OPTION B &amp; C:</b> If this pin is low or left floating VDD output voltage is not available (connect this pin to VCC to switch on VDD regulator)			
5	I	WD	Watchdog input. If the frequency at this input pin is too low, the NMI output is activated low			

#### Table 2. Pin description



Pin#	I/O	Name	Function
6	I	WD_EN	Watchdog function enable/disable <b>OPTION A:</b> If this pin is low the watchdog function is disabled, if connected to VCC or left floating the watchdog function is enabled. <b>OPTION B &amp; C:</b> If this pin is low or floating, the watchdog function is disabled, if connected to VCC the watchdog function is enabled.
7	I	VI	Input voltage Block to GND with a capacitor of value at least 100 nF
8	I	TIMING	OPTION A & B: RESET filter time External cap on this pin sets the delay time between NMI and RESET output OPTION C: not used and should be left floating or shorted to ground.
9	0	VCC	Voltage regulator output External cap CVCC $\ge$ 220 nF is needed to stabilize the regulator
10	0	VDD	VDD Output regulated voltage switched on/off by VDD_EN pin. External cap CVDD=100 nF is needed to stabilize the regulator
11		GND	Ground
12	I	RADJ	VCC under voltage Threshold Adjustment By connecting this pin to an external resistor divider vs. VCC, is possible to set the VCC under voltage threshold. If this pin is connected to GND the under voltage threshold is set by internal circuit.

Table 2. Pin description (continued)





# 2 Absolute maximum ratings

Table 3. Absolute maximum ratings						
Symbol	Parameter	Min.	Max.	Unit		
Input volt	age VI					
V <sub>VI</sub>	Voltage	-0.3	40	V		
$I_{VI}$	Current		Internal limited			
VCC		•				
V <sub>VCC</sub>	Voltage	-0.3	5.5	V		
I <sub>VCC</sub>	Current		Internal limited			
NMI						
V <sub>NMI</sub> Voltage		-0.3	VCC+0.3	V		
I <sub>NMI</sub>	Current		Internal limited	•		
D						
V <sub>D</sub>	Voltage	-0.3	VCC+0.3	V		
	Current		Internal limited			
RADJ	•	·				
V <sub>RADJ</sub>	Voltage	-0.3	VCC+0.3	V		
I <sub>RADJ</sub>	Current		Internal limited	•		
WD	•	·				
V <sub>WD</sub>	Voltage	-0.3	VCC+0.3	V		
I <sub>WD</sub>	Current		Internal limited	•		
WD_EN	•	·				
V <sub>WD_EN</sub>	Voltage	-0.3	VCC+0.3	V		
I <sub>WD_EN</sub>	Current	<b>I</b>	Internal limited			
VDD_EN						
$V_{VDD\_EN}$	Voltage	-0.3	VCC+0.3	V		
I <sub>VDD_EN</sub>	Current		Internal limited			
RESET						
V <sub>RESET</sub>	Voltage	-0.3	VCC+0.3	V		
I <sub>RESET</sub>	Current		Internal limited			

Table 3. Absolute maximum ratings



Table 3. Absolute maximum ratings (continued)							
Symbol	Parameter	Min.	Ма	<b>x</b> .	Unit		
Timing VI + 0.3 40V Not conne	(Opt. A) (Opt. B) ected (Opt. C)						
V <sub>TIMING</sub>	Voltage	-0.3	-		V		
I <sub>TIMING</sub>	Current		Internal	limited			
VDD							
V <sub>VDD</sub>	Voltage	-0.3	VI + 0.3 40V 40V	(Opt. A) (Opt. B) (Opt. C)	V		
I <sub>VDD</sub>	Current		Internal	limited			
Temperat	ure						
TJ	Junction temperature	-40	15	0	°C		
ESD volta	ge level		•	·			
$V_{\text{ESD}}$	HBM-MIL STD 883C	-1.5	1.5	5	kV		

Table 3. Absolute maximum ratings (continued)



## 3 Functional description

#### 3.1 Voltage regulator

This device supply an always active 5 V regulated voltage on pin V<sub>CC</sub> with a current capability up to 200 mA. V<sub>CC</sub> voltage has an accuracy of 2% over a wide supply voltage (V<sub>I</sub> = 5.6 V to 31 V) and temperature range (T<sub>J</sub> = -40 °C to 150 °C).

A short circuit protection to GND is provided (see *Figure* 6).

By means of tracking regulator, it is available a second output regulated voltage on pin VDD with a current capability up to 50 mA. This regulated output is switchable on/off by external pin VDD\_EN.





#### 3.2 Reset

The reset circuit monitors the output voltage VCC. In case of internal reset threshold, if the output voltage stays lower than VCCUN for a filter time TRR, then NMI goes low.

This filter time depends on the distance between the VCC output and the under voltage reset threshold (VCCUN): this solution increases the noise immunity of the voltage regulator be-cause the filter time between the reset event and the falling of NMI output changes according to the depth of spike on output voltage (see following picture).

A minimum filter time of 1  $\mu s$  (TRR1) is guaranteed if VCC goes down to 2.5 V and V\_S > 5.6 V.





Otherwise, in case of external reset threshold fixed by means of external resistor divider on pin RADJ, there is only a constant filter time (TRRADJ) of 1  $\mu$ s min value.



In both cases, if the output voltage VCC becomes lower than 2.0V (typ) than NMI may go immediately low without any delay. The NMI low signal is guaranteed for an output voltage VCC greater than 1V.

When VCC returns over VCCUN threshold NMI goes high with a filter time TRD. This time is obtained by 127 period of an oscillator with an additional initial time. The oscillator period is given by:

 $\mathsf{TOSC} \ = \ \frac{[(\mathsf{VDU} - \mathsf{VDRL}) \cdot \mathsf{CD}]}{\mathsf{IRC}} + \frac{[(\mathsf{VDU} - \mathsf{VDRL}) \cdot \mathsf{CD}]}{\mathsf{IRD}}$ 

where:

ICR = 20 µA (typ) is a current internally generated,

IDR = 20 µA (typ) is a current internally generated,

VDU = 1.24 V and VDRL = 0.62 V are two typical internal thresholds,

CD is the external capacitance on pin D.

TRD is given by:

TRD (s) = T0 + 127 x TOSC = 0.62\*10-3 + 7.874\* 106 \* CD (typ)

Where T0 is the initial ramp between 0 V and VDU as in Figure 8.



If NMI output goes to 0 V for filter time TRESDF (which is fixed by external cap on TIMING pin) also the RESET signal goes to 0 V. RESET low signal is guaranteed for VCC > 1 V.







#### 3.3 NMI and RESET driver delay

NMI and RESET pins are driven by bipolar transistor with a maximum current capability internally limited of value respectively INMIL and IRESL.

For this reason, when the drivers are activated, the capacitors present on pin NMI or RESET are discharged with constant current. The waveform on output pin is a voltage ramp with a slope linearly dependent on external capacitance.

The fall time needed by drivers to discharge external capacitor can be calculated in first approximation using this expression.

$$t_{fall} = \frac{(\Delta V \cdot C_{ext})}{I_{lim}}$$

Where  $\Delta V$  is the voltage difference between 90% and 10% of total voltage swing of the transition, Cext is the total pin capacitance and Ilim is the current limitation of the driver (IRESL and INMIL).



#### Figure 10. RESET and NMI drivers fall time



#### 3.4 **RESET** adjustable threshold

The under voltage threshold value (VCCUN) can be set between 0.7VCC (typ.) and 0.96VCC (typ) by connecting external resistor divider to RADJ pin (see *Figure 11*). This feature can be used with microprocessors that guarantee a safe operation with supply voltage lower than internal reset threshold. The calculation of this threshold is given by:

VCCUN\_ext = VRADJTH (1+R1/R2) (neglecting RADJ input current)

where: VRADJTH=1.2V (typ) and VCCUN\_ext is the reset threshold.

R2

If this features is not needed, RADJ pin has to be connected to GND, in this case the internal under voltage threshold value is 0.94 \* VCC (typ.).



Figure 11. Resistor divider to adjust the under voltage threshold

#### 3.5 Watchdog

The watchdog input WD monitors a connected microcontroller. If pulses are missing, the output NMI is set to low. The minimum WD frequency to avoid reset event can be set with the external capacitor CD. The watchdog circuit charges and discharges the capacitor CD with the constant currents IWC and IWD, counting the number of oscillations as for TRD delay time. If no rising edge is sensed on pin WD between 48 oscillation periods (TWOP - TWOL, time A to B in *Figure 12*), a watchdog reset is generated. To prevent this reset the microcontroller must generate a positive edge during this time window in order to reset the counter.

Minimum frequency of microprocessor input signal can be calculated using following equation:

TWOP - TWOL = 48 \* TOSC = 2.976\*10<sup>6</sup>\*CD s

Every WD positive edge resets the counter and makes a synchronization between internal oscillator and external WD input signal.

Synchronization is realized changing the current from charging to discharging if rising edge is detected during rising ramp on CD (time D in *Figure 12*). Otherwise if rising edge is detected during falling ramp on CD, no current inversion is performed (time E). This operation leads to a maximum error of half oscillation period on TWOP - TWOL time window. When NMI goes low for watchdog reset, the counter will go on for other 16 counts, returning to initial state (time B to C in *Figure 12*). During this time (TWOL) the NMI remains low and WD edges are masked, so the TWOL reset time is fully guaranteed.

The Watchdog operation is not active only if WD\_EN input pin is set low.

GAPGPS0128



In this case the capacitor CD, when not used for VCC undervoltage condition, is pulled down to 0V by an active switch.

At time F we can see that during TWOL reset time, WD\_EN pin is not sensed, so the watchdog function can be disabled only when TWOL is finished. In this way a full reset time is guaranteed even in this condition.



Figure 12. Watchdog timing waveforms



## 4 VDD regulated voltage

L9777 provides a second regulated voltage in tracking with VCC main regulator capable to source load with up to 100 mA output current capability.

VDD tracking regulator function is controlled by VDD\_EN input pin. If pin is set high VDD voltage becomes available. If pin is set low or left floating regulator is disabled.

Note that VDD regulator will be disable also in case of undervoltage condition on VCC main regulator, so at power up regulator will start up only when VCC rises over undervoltage threshold without TRD power up delay time, even if VDD\_EN pin is set high.



## 5 VDD\_LOW (option C)

VDD\_LOW circuit monitors VDD regulated voltage. When VDD falls below VDDUN for a filter time TFVDD VDD\_LOW output voltage is set low.

VDDUN is a reference voltage 300 mV (Typ) lower than VCC regulated voltage.

Filter time TFVDD is spike dependent as TRR1 for VCC regulator so the same consideration applies also in this case.







## 6 Device options

#### 6.1 Option A

This is the standard configuration with VDD output capable to source up to 100 mA to an external load with low dropout (400 mV max.) and double reset function provided (NMI and RESET output).

Note that as we can see in absolute section VDD and TIMING pin are capable to sustain only short to VI pin.

With this option input digital pins VDD\_EN and WD\_EN are both pulled up by 5  $\mu$ A typ current source (minimum quiescent current is 110  $\mu$ A typ.).

### 6.2 Option B

With this option VDD and TIMING pins are both capable to sustain short to 40V regardless of VI battery voltage. To provide this feature a series diode is introduced between VI pin and VDD power PMOS source. In this configuration current capability on VDD output is scaled down to 50 mA while dropout voltage increases to 1.5V (Max). All other features are unchanged and double reset capability is maintained.

In option B VDD\_EN and WD\_EN are both pulled down with 10  $\mu A$  typ internal current source so minimum quiescent current is reduced to 100  $\mu A$  typ.

### 6.3 Option C

Using option C VDD is capable to sustain short to 40 V as in option B. VDD output current is scaled down to 50 mA and dropout increase up to 1.5 V (Max).

Double reset feature is removed and RESET pin is used to monitor VDD output voltage

(VDD\_LOW pin). A spike dependent filter time similar to VCC main regulator is provided and same low voltage reset specifications applies to bipolar output driver (VDD\_LOW driver).

For this reason TIMING pin is no more used and can be left floating or shorted to ground. Note that NMI output pin behaves normally as in option A and becomes the main reset signal for VCC and watchdog monitor.

As in option B VDD\_EN and WD\_EN are both pulled down with 10  $\mu$ A typ internal current source so minimum quiescent current is reduced to 100  $\mu$ A typ.



# 7 Electrical and thermal characteristics

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
General	•					<u>1</u>	1
VCC	V <sub>CCREF</sub>	Output voltage	V <sub>I</sub> = 5.6 to 31 V I <sub>VCC</sub> = 0 to 200 mA	4.9	5.00	5.1	V
VCC	I <sub>SHORT</sub>	Short circuit current	V <sub>CC</sub> = 0 V	150	250	500	mA
VCC	I <sub>LIM1</sub>	Output current limitation		210	300	600	mA
		Current consumption with watchdog not active $I_{QS0} = I_{VI}-I_{VCC}$ Option A	V <sub>I</sub> =13.5 V, I <sub>VCC</sub> = 0 mA, WD_EN = 0 V VDD_EN = 0 V (VDD disabled)	-	110	220	μA
VI, VCC	I <sub>QS0</sub>	Option B	V <sub>I</sub> = 13.5 V, I <sub>VCC</sub> = 0 mA, WD_EN floating or low, VDD_EN floating or low (VDD disabled)	-	100	200	μA
		Option C	V <sub>I</sub> = 13.5 V, I <sub>VCC</sub> = 0 mA, WD_EN floating or low, VDD_EN floating or low (VDD reset active)	-	400	700	μA
	I <sub>QS200</sub>	Current consumption IQS200 = I <sub>VI</sub> -I <sub>VCC</sub>	V <sub>I</sub> = 13.5 V, I <sub>VCC</sub> = 200 mA	-	2	3	mA
VI, VCC	V <sub>DP1</sub>	Dropout voltage	I <sub>VCC</sub> = 200 mA	-	200	400	mV
VCC	V <sub>LINE1</sub>	Line regulation voltage	V <sub>I</sub> = 5.6 to 31 V I <sub>VCC</sub> = 0 to 200 mA	-	-	25	mV
VCC	V <sub>LOAD1</sub>	Load regulation voltage	I <sub>VCC</sub> = 0 to 200 mA	-	-	25	mV
VCC	SVR	Ripple rejection	f <sub>r</sub> = 100 Hz	55	-	-	dB
-	T <sub>W</sub>	Thermal protection temperature	-	150	-	190	°C
-	T <sub>WH</sub>	Thermal protection temperature hysteresis	-	-	10	-	°C
ΝΜΙ							
NMI	V <sub>NMIL</sub>	NMI output low voltage	$R_{ext}$ = 5 k $\Omega$ to V <sub>CC</sub> , V <sub>CC</sub> > 1 V	-	-	0.4	V
NMI	I <sub>NMILK</sub>	NMI output leakage current	V <sub>NMI</sub> = 5 V	-	-	1	μA
NMI	R <sub>NMI</sub>	Pull up internal resistance	-	12	25	50	kΩ

#### Table 4. Electrical and thermal characteristics



Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
PIN	Symbol		Test condition				Unit
NMI	V <sub>CCUN</sub>	VCC under voltage threshold	RADJ = 0 V	4.5V	0.94 VCC	0.96 VCC	-
RADJ	V <sub>RADJTH</sub>	Threshold for VCC under voltage detection	-	1.15	1.20	1.25	V
RADJ	V <sub>RJMUXTH</sub>	Threshold for RADJ multiplexer comparator	-	0.52	0.62	0.72	V
D	VDU	NMI timing high threshold	-	1.14	1.24	1.34	V
D	VDRL	NMI timing low threshold	-	0.52	0.62	0.72	V
D	I <sub>RC</sub>	Charge current	V <sub>I</sub> = 13.5 V V <sub>D</sub> = 0.1 V	10	20	40	μA
D	I <sub>RD</sub>	Discharge current	V <sub>I</sub> = 13.5 V V <sub>D</sub> = 2.5 V	10	20	40	μA
NMI	TRR1	NMI spike dependent filter time in case of internal reset threshold	V <sub>CC</sub> > 2 V RADJ = 0 V	1	-	-	μA
NMI	TRRADJ	NMI fixed filter time in case of external reset threshold	External resistor divider on RADJ (see <i>Figure 11</i> ). V <sub>CC</sub> > 2 V	1	2.5	5	μs
NMI	TRD	NMI power up delay	V <sub>I</sub> =13.5 V, CD=10 nF	45	80	115	ms
NMI	I <sub>NMIL</sub>	NMI limitation current	-	5	-	25	mA
RESET (opt	tion A & B)				•		
RESET	V <sub>RESL</sub>	Reset output low voltage	$R_{ext}$ = 5 k $\Omega$ to $V_{CC}$ , $V_{CC}$ > 1 V	-	-	0.4	V
RESET	I <sub>RESETLK</sub>	RESET output leakage current	-	-	-	1	μA
RESET	I <sub>RESL</sub>	RESET limitation current	-	5		25	mA
RESET	TRESDF	RESET delay from NMI falling edge	C <sub>TIMING</sub> = 2.2 nF	350	550	750	μs
RESET	T <sub>RESDR</sub>	RESET delay from NMI rising edge	-	-	-	1	μs
RESET	R <sub>RESET</sub>	Pull up internal resistance	-	12	25	50	kΩ
VDD_LOW	(option C)			-	-		
VDD_LOW	V <sub>VDD_LOWL</sub>	Reset output low voltage	$R_{ext}$ = 5 k $\Omega$ to $V_{CC}$ , $V_{CC}$ > 1 V	-	-	0.4	V
VDD_LOW	IVDD_LOWLK	RESET output leakage	-	-	-	1	μA
VDD_LOW	I <sub>VDD_LOWL</sub>	RESET limitation current	-	5	-	25	mA
VDD_LOW	R <sub>VDD_LOW</sub>	Pull up internal resistance	-	12	25	50	kΩ

Table 4. Electrical and thermal characteristics (continued)



Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
VDD_EN	1						
VDD_EN	V <sub>VDDTHL</sub>	VDD_EN input low threshold	-	-	-	0.30 V <sub>CC</sub>	V
VDD_EN	V <sub>VDDTHH</sub>	VDD_EN input high threshold	-	0.70 V <sub>CC</sub>	-	-	V
VDD_EN	V <sub>VDDHY</sub>	VDD_EN hysteresis	-	200	500	800	mV
VDD_EN	I <sub>VDD_EN</sub>	Pull up current Option A	-	2.5	5	10	μA
VDD_EN	I <sub>VDD_EN</sub>	Pull down current Option B and C	-	5	10	20	μA
VDD (option	n A)						
VDD,VCC	DIFFVR	Output voltage difference between VDD and VCC	I <sub>VDD</sub> =1 to 100 mA	-25	-	25	mV
VDD	I <sub>LIM2</sub>	VDD output limitation current	-	110	200	400	mA
VI,VDD	V <sub>DP2</sub>	Dropout voltage	I <sub>VDD</sub> = 100 mA	-	200	400	mV
VDD	V <sub>LINE2</sub>	VDD Line regulation voltage	V <sub>I</sub> = 5.6 to 31 V I <sub>VDD</sub> = 1 to 100 mA	-	-	25	mV
VDD	V <sub>LOAD2</sub>	VDD Load regulation voltage	I <sub>VDD</sub> = 1 to 100 mA	-	-	25	mV
VDD (option	n B)	•			•		
VDD,VCC	DIFFVR	Output voltage difference between VDD and VCC	$I_{VDD}$ = 1 to 50mA V <sub>I</sub> = 6.6 to 31V	-25	-	25	mV
VDD	I <sub>LIM2</sub>	VDD output limitation current	V <sub>I</sub> = 6.6 to 31V	55	100	240	mA
VI,VDD	V <sub>DP2</sub>	Dropout voltage	I <sub>VDD</sub> = 50mA; V <sub>I</sub> = 6.6 to 31V	-	-	1.5	V
VDD	V <sub>LINE2</sub>	VDD Line regulation voltage	$I_{VDD}$ = 1 to 50mA V <sub>I</sub> = 6.6 to 31V	-	-	25	mV
VDD	V <sub>LOAD2</sub>	VDD Load regulation voltage	$I_{VDD}$ = 1 to 50mA V <sub>I</sub> = 6.6 to 31V	-	-	25	mV

 Table 4. Electrical and thermal characteristics (continued)



Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
VDD (option	n C)	!	1				
VDD,VCC	DIFFVR	Output voltage difference between VDD and VCC	I <sub>VDD</sub> = 1 to 50 mA V <sub>I</sub> = 6.6 to 31 V	-25	-	25	mV
VDD	I <sub>LIM2</sub>	VDD output limitation current	V <sub>I</sub> = 6.6 to 31 V	55	100	240	mA
VI,VDD	V <sub>DP2</sub>	Dropout voltage	I <sub>VDD</sub> = 50 mA; VI = 6.6 to 31 V	-	-	1.5	V
VDD	V <sub>LINE2</sub>	VDD Line regulation voltage	V <sub>I</sub> = 6.6 to 31 V I <sub>VDD</sub> = 1 to 50 mA	-	-	25	mV
VDD	V <sub>LOAD2</sub>	VDD Load regulation voltage	I <sub>VDD</sub> = 1 to 50 mA V <sub>I</sub> = 6.6 to 31 V	-	-	25	mV
VDD	V <sub>DDUN</sub>	VDD undervoltage threshold	V <sub>I</sub> = 6.6 to 31 V	V <sub>CC</sub> - 400	V <sub>CC</sub> - 300	V <sub>CC</sub> - 200	mV
VDD	T <sub>FVDD</sub>	VDD spike dependent undervoltage filter time	VDD transition from 5 V to 4 V	1	-	-	μs
WD				•			
WD	V <sub>WDTHH</sub>	Input high voltage	-	-	-	0.3 V <sub>CC</sub>	V
WD	V <sub>WDTHL</sub>	Input low voltage	-	0.7 V <sub>CC</sub>	-	-	V
WD	V <sub>WDHY</sub>	WD input hysteresis	-	250	500	800	mV
WD	R <sub>WD</sub>	Pull down resistor	-	15	35	80	kΩ
D	I <sub>WDC</sub>	Charge current	V <sub>D</sub> = 0.1 V; V <sub>I</sub> = 13.5 V	10	20	40	μA
D	I <sub>WDD</sub>	Discharge current	V <sub>D</sub> = 2.5 V; V <sub>I</sub> = 13.5 V	10	20	40	μA
D	V <sub>DTHL</sub>	Low threshold	-	0.52	0.62	0.72	
D	V <sub>DTHH</sub>	High threshold	-	1.14	1.24	1.34	V
D	T <sub>WOP</sub>	Watchdog period	CD =10 nF	20	40	80	ms
D	T <sub>WOL</sub>	Watchdog output low time	CD =10 nF	5	10	20	ms
WD_EN							
WD_EN	V <sub>WENTL</sub>	WD_EN input low voltage	-	-	-	0.30 V <sub>CC</sub>	_
WD_EN	V <sub>WENTH</sub>	WD_EN input high voltage	-	0.70 V <sub>CC</sub>	-	-	-
WD_EN	V <sub>WENHY</sub>	WD_EN input hysteresis	-	200	500	800	mV
WD_EN	I <sub>WD_EN</sub>	Pull up current Option A	-	2.5	5	10	μA
WD_EN	I <sub>WD_EN</sub>	Pull down current Option B and C	-	5	10	20	μA



## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <u>www.st.com</u>.

 $ECOPACK^{\mathbb{R}}$  is an ST trademark.







# 9 Revision history

Date	Revision	Description of changes		
10-May-2007	1	Initial release.		
14-Dec-2010	2	Changed ESD parameter values in <i>Table 3</i> . Modified Section 1.3: Option C features on page 7. Modified Section 6.3: Option C on page 18. Updated <i>Table 4: Electrical and thermal characteristics on</i> <i>page 19</i> . Document status promoted from preliminary data to datasheet.		
11-Jan-2012 3		Update Table 1: Device summary on page 1. Updated Figure 14: PowerSSO-12 mechanical data and package dimensions on page 23.		
20-Feb-2014 4		Updated disclaimer.		



L9777

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID13496 Rev 4