

ISO8200BQ

Galvanic isolated octal high-side smart power solid state-relay

Datasheet - production data



Features

Туре	V _{demag} ⁽¹⁾	R _{DS(on)} ⁽¹⁾	І оυт ⁽¹⁾	Vcc
ISO8200BQ	V _{cc} - 45 V	0.11 Ω	0.7 A	45 V

Notes:

⁽¹⁾Per channel.

- Parallel input interface
- Direct and synchronous control mode
- High common mode transient immunity
- Output current: 0.7 A per channel
- Short-circuit protection
- Channel overtemperature protection
- Thermal independence of separate channels
- Common output disable pin
- Case overtemperature protection
- Loss of GND_{cc} and V_{cc} protection
- Undervoltage shutdown with auto-restart and hysteresis
- Overvoltage protection (Vcc clamping)
- Very low supply current
- Common fault open-drain output
- 5 V and 3.3 V TTL/CMOS compatible I/Os
- Fast demagnetization of inductive loads
- Reset function for IC output disable
- ESD protection
- IEC 61000-4-2, IEC 61000-4-4, IEC 61000-4-5 and IEC 61000-4-8 compliant

Applications

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines
- Drivers for all types of loads (resistive, capacitive, inductive)

Description

The ISO8200BQ is a galvanic isolated 8-channel driver featuring a very low supply current. It contains 2 independent galvanic isolated voltage domains (V_{cc} for the power stage and V_{dd} for the digital stage). Additional embedded functions are: loss of GND protection, undervoltage shutdown with hysteresis, and reset function for immediate power output shutdown.

IC is intended to drive any kind of load with one side connected to ground. Active channel current limitation combined with thermal shutdown, (independent for each channel), and automatic restart, protect the device against overload and short-circuit. In overload conditions, if junction temperature overtakes threshold, the channel involved is turned off and on again automatically after the IC temperature decreases below a reset threshold. If this condition causes case temperature to reach TCR limit threshold, the overloaded channel is turned off and it only restarts when case and junction temperature decrease down to the reset thresholds. Nonoverloaded channels continue operating normally. An internal circuit provides an OR-wired

non-latched common FAULT indicator

signaling the channel OVT. The FAULT pin is an open-drain active low fault indication pin.

April 2017

DocID027303 Rev 4

1/37

This is information on a product in full production.

Contents

Con	tents			
1	Block dia	agram		5
2	Pin conn	ection		6
3	Absolute	maximu	m ratings	8
4	Thermal	data	-	9
5	Electrica	I charact	eristics	
6			ption	
	6.1		Iterface	
		6.1.1	Input signals (IN1 to IN8)	
		6.1.2	Load input data LOAD	
		6.1.3	Output synchronization SYNC	17
		6.1.4	Watchdog	17
		6.1.5	Output enable (OUT_EN)	17
	6.2	Direct cor	ntrol mode (DCM)	18
	6.3	Synchron	ous control mode (SCM)	19
	6.4	Fault indi	cation	21
		6.4.1	Junction overtemperature and case overtemperature	
7	Power se	ection		23
	7.1	Current li	mitation	23
	7.2	•	protection	
8	Reverse	polarity	protection	
9	Reverse	polarity	on Vdd	
10	Demagne	etization	energy	
11	Conventi	ons		
	11.1	Supply vo	oltage and power output conventions	29
12	Thermal	informat	ion	
	12.1	Thermal i	mpedance	
13	Package	informat	ion	
14	TFQFPN	32 packa	ge information	
15	Ordering	informa	tion	
16	Revision	history.		
		-		



List of tables

Table 1: Pin description	6
Table 2: Absolute maximum ratings	8
Table 3: Thermal data	9
Table 4: Power section	10
Table 5: Digital supply voltage	10
Table 6: Diagnostic pin and output protection function	11
Table 7: Power switching characteristics (VCC = 24 V; -40 °C < TJ < 125 °C)	11
Table 8: Logic input and output	
Table 9: Parallel interface timings (Vdd = 5 V; VCC= 24 V; -40 °C < TJ < 125 °C)	14
Table 10: Insulation and safety-related specifications	14
Table 11: IEC 60747-5-2 insulation characteristics	15
Table 12: Interface signal operation (general)	16
Table 13: Interface signal operation in direct control mode	18
Table 14: Interface signal operation in synchronous control mode	19
Table 15: TFQFPN32 package mechanical data	34
Table 16: Ordering information	
Table 17: Document revision history	



List of figures

Figure 1: Block diagram	5
Figure 2: Pin connection (top through view)	6
Figure 3: RDS(on) measurement	12
Figure 4: dV/dT	12
Figure 5: td(ON)-td(OFF) synchronous mode	13
Figure 6: td(ON)-td(OFF) direct control mode	13
Figure 7: Watchdog behavior	17
Figure 8: Output channel enable timing	17
Figure 9: Direct control mode IC configuration	18
Figure 10: Direct control mode time diagram	19
Figure 11: Synchronous control mode IC configuration	20
Figure 12: Synchronous control mode time diagram	21
Figure 13: Multiple device synchronous control mode	21
Figure 14: Thermal status update (DCM)	22
Figure 15: Thermal status update (SCM)	22
Figure 16: Current limitation with different load conditions	23
Figure 17: Thermal protection flowchart	24
Figure 18: Thermal protection	25
Figure 19: Reverse polarity protection	26
Figure 20: Reverse polarity protection on Vdd	27
Figure 21: Maximum demagnetization energy vs. load current, typical values Tamb= 125 °C	28
Figure 22: Supply voltage and power output conventions	29
Figure 23: Simplified thermal model	
Figure 24: TFQFPN32 package outline	32
Figure 25: TFQFPN32 package detail outline	33



1 Block diagram





2 Pin connection



Figure 2: Pin connection (top through view)

Pin	Name	Description
1	GNDDD	Input logic ground, negative logic supply
2	NC	Not connected
3	GND _{CC}	Output power ground
4	OUT8	
5	OUT8	Channel 8 power output
6	OUT7	
7	OUT7	Channel 7 power output
8	OUT6	
9	OUT6	Channel 6 power output
10	OUT5	
11	OUT5	Channel 5 power output
12	OUT4	
13	OUT4	Channel 4 power output
14	OUT3	
15	OUT3	Channel 3 power output
16	OUT2	
17	OUT2	Channel 2 power output
18	OUT1	
19	OUT1	Channel 1 power output



ISO8200BQ

Pin connection

Pin	Name	Description
20	VDD	Positive logic supply
21	OUT_EN	Output enable
22	SYNC	Input-to-output synchronization signal. Active low, see Section 6.3: "Synchronous control mode (SCM)"
23	LOAD	Load input data signal. Active low, see Section 6.3: "Synchronous control mode (SCM)"
24	IN1	Channel 1 input
25	IN2	Channel 2 input
26	IN3	Channel 3 input
27	IN4	Channel 4 input
28	IN5	Channel 5 input
29	IN6	Channel 6 input
30	IN7	Channel 7 input
31	IN8	Channel 8 input
32	FAULT	Common fault indication, active low
TAB(Vcc)	Vcc	Exposed tab internally connected to V_{CC} , positive power supply voltage
TAB(GNDcc)	GNDcc	Exposed tab internally connected to GNDcc



3 Absolute maximum ratings

	Table 2: Absolute maximum	ratings		
Symbol	Parameter	Min.	Max.	Unit
Vcc	Power supply voltage	-0.3	45	V
V_{dd}	Digital supply voltage	-0.3	6.5	V
Vin	DC input pin voltage (INx, OUT_EN, LOAD , SYNC)	-0.3	+6.5	V
V _{FAULT}	Fault pin voltage	-0.3	+6.5	V
IGNDdd	DC digital ground reverse current		-25	mA
I _{OUT}	Channel output current (continuous)		Internally limited	А
	DC power ground reverse current		-250	mA
IR	Reverse output current (per channel)		-5	А
lın	DC input pin current (INx, OUT_EN, LOAD ,	-10	+ 10	mA
IFAULT	Fault pin current	-10	+ 10	mA
Vesd	Electrostatic discharge with human body model (R = 1.5 k Ω ; C = 100 pF)		2000	V
	Single pulse avalanche energy per channel not simultaneously $@T_{amb}$ = 125 °C, I _{OUT} = 0.5 A		1.8	
E _{AS}	Single pulse avalanche energy per channel, all channels driven simultaneously $@T_{amb}= 125 \ ^{\circ}C$, $I_{OUT} = 0.5 \ A$		0.35	J
P _{TOT}	Power dissipation at $T_c = 25 \text{ °C}$		Internally limited (1)	W
TJ	Junction operating temperature		Internally limited ⁽¹⁾	°C
T _{STG}	Storage temperature		-55 to 150	°C

Notes:

⁽¹⁾Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous or repetitive operations of protection functions may reduce the IC lifetime.



4 Thermal data

Table 3: Thermal data

Symbol	Parameter	Max. value	Unit
R _{thj} -case	Thermal resistance, junction-case ⁽¹⁾	2	°C/W
R _{thj-amb}	Thermal resistance, junction-ambient ⁽²⁾	15	°C/W

Notes:

⁽¹⁾For each channel.

 $^{(2)}\mbox{TFQFPN32}$ mounted on the product evaluation board (FR4, 4 layers, 8 \mbox{cm}^2 for each layer, copper thickness 35 mm).



5 Electrical characteristics

(10.5 V < V_{CC} < 36 V; -40 °C < T_J < 125 °C, unless otherwise specified)

Table 4: Power s	section
------------------	---------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC(THON)}	Vcc undervoltage turn-ON threshold			9.5	10.5	V
Vcc(thoff)	V _{CC} undervoltage turn-OFF threshold		8	9		V
V _{CC(hys)}	Vcc undervoltage hysteresis		0.25	0.5		V
V _{CCclamp}	Clamp on V_{CC} pin	I _{clamp} = 20 mA	45	50	52	V
_	On-state resistance ⁽¹⁾	Іоит = 0.5 A, T」 = 25 °С				Ω
R _{DS(on)}		I _{OUT} = 0.5 A T _J = 125 °C		0.12	0.24	
R _{pd}	Output pull-down resistor			210		kΩ
lcc	Power supply current	All channels in OFF- state		5		mA
		All channels in ON-state		9		
Ilgnd	Ground disconnection output current	$V_{CC} = V_{GND} = 0 V$ $V_{OUT} = -24 V$			500	μA
Vout(OFF)	Off-state output voltage	Channel OFF and I _{OUT} = 0 A			1	V
Iout(OFF)	Off-state output current	Channel OFF and Vout = 0 V			5	μA

Notes:

⁽¹⁾See Figure 3: "RDS(on) measurement"

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{dd}	Operating voltage		2.75		5.5	V
$V_{\text{dd}(\text{THON})}$	V _{dd} undervoltage turn- ON threshold		2.55		2.75	V
$V_{\text{dd}(\text{THOFF})}$	V _{dd} undervoltage turn- OFF threshold		2.45		2.65	V
V _{dd(hys)}	V _{dd} undervoltage hysteresis		0.04	0.1		V
		V_{dd} = 5 V and input channel with a steady logic level		4.5	6	mA
laa	Idd supply current	V_{dd} = 3.3 V and input channel with a steady logic level		4.4	5.9	mA

Table 5: Digital supply voltage



ISO8200BQ

Electrical characteristics

	Table 6: Diagnost	ic pin and output prote	ection fund	ction		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VFAULT	FAULT pin open-drain voltage output low	I _{FAULT} = 10 mA			0.4	V
ILFAULT	FAULT output leakage current	VFAULT = 5 V			1	μA
Іреак	Maximum DC output current before limitation	V _{CC} = 24 V		1.6		А
ILIM	Short-circuit current limitation	R _{LOAD} = 0 Ω	0.7	1.3	1.9	А
H _{yst}	ILIM tracking limits			0.3		А
TJSD	Junction shutdown temperature		150	170		°C
T _{JR}	Junction reset temperature			150		°C
THIST	Junction thermal hysteresis			20		°C
Tcsd	Case shutdown temperature		115	130	145	°C
T _{CR}	Case reset temperature			110		°C
T _{CHYST}	Case thermal hysteresis			20		°C
V _{demag}	Output voltage at turn-OFF	I _{OUT} = 0.5 A I _{LOAD} > = 1 mH	Vcc-45	Vcc-50	Vcc-52	V

Table 7: Power switching characteristics (VCC = 24 V; -40 °C < TJ < 125 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
dV/dt(ON)	Turn-ON voltage slope	I_{OUT} = 0.5 A, resistive load 48 Ω	-	5.6	-	V/µs
dV/dt(OFF)	Turn-OFF voltage slope	I_{OUT} = 0.5 A, resistive load 48 Ω	-	2.81	-	V/µs
t _d (ON)	Turn-ON delay time (1)	I_{OUT} = 0.5 A, resistive load 48 Ω	-	17	22	μs
td(OFF)	Turn-OFF delay time (1)	I_{OUT} = 0.5 A, resistive load 48 Ω	-	22	40	μs
t _f	Fall time ⁽¹⁾	I_{OUT} = 0.5 A, resistive load 48 Ω	-	5	•	μs
tr	Rise time ⁽¹⁾	I_{OUT} = 0.5 A, resistive load 48 Ω	-	5	-	μs

Notes:

⁽¹⁾See Figure 3: "RDS(on) measurement", Figure 4: "dV/dT" and Figure 6: "td(ON)-td(OFF) direct control mode".



Figure 3: RDS(on) measurement

ISO8200BQ



Figure 4: dV/dT









Figure 6: td(ON)-td(OFF) direct control mode



Table 8: Logic input and output

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VIL	Logic input pin low level voltage (INx, OUT_EN, LOAD , SYNC)		-0.3		0.3 x V _{dd}	V
Vін	Logic input pin high level voltage (INx, OUT_EN, LOAD , SYNC)		$0.7 ext{ x V}_{dd}$		V _{dd} + 0.3	V
VI(HYST)	Logic input hysteresis voltage (INx, OUT_EN, LOAD , SYNC)	V _{dd} = 5 V		100		mV
lin	Logic input pin current (INx, OUT_EN, LOAD , SYNC)	$V_{IN} = 5 V$	10			μA
twм	Power side watchdog time		272	320	400	μs



Electrical characteristics

ISO8200BQ

Table 9: Parallel interface timings (Vdd = 5 V; VCC= 24 V; -40 °C < T _J < 125 °C)						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{dis(SYNC)}	SYNC disable time	Sync. control mode	10			μs
tdis(DCM)	SYNC , LOAD	Direct control mode	80			ns
t _{w(SYNC)}	SYNC negative pulse width	Sync. control mode	20		195	μs
t _{su(LOAD)}	LOAD setup time	Sync. control mode	80			ns
t _{h(LOAD)}	LOAD hold time	Sync. control mode	400			ns
t _{w(LOAD)}	LOAD pulse width	Sync. control mode	240			ns
t _{su(IN)}	Input setup time		80			ns
t _{h(IN)}	Input hold time		10			ns
	Innut pulse width	Sync. control mode	160			ns
t _{w(IN)}	Input pulse width	Direct control mode	20			μs
t _{INLD}	IN to LOAD time	Direct control mode From IN variation to LOAD falling edge	80			ns
tldin	LOAD to IN time	Direct control mode From LOAD falling edge to IN variation	400			ns
$t_{w(\text{OUT}_\text{EN})}$	OUT_EN pulse width		150			ns
$t_{\text{P}(\text{OUT}_\text{EN})}$	OUT_EN propagation delay			22	40	μs
tjitter(SCM)	Jitter on single channel	Sync. mode			6	
t _{jitter(DCM)}		Direct mode			20	μs
frefresh	Refresh delay			15		kHz

Table 10: Insulation and safety-related specifications

Symbol	Parameter	Test conditions	Value	Unit
CLR	Clearance (minimum external air gap)	Measured from input terminals to output terminals, the shortest distance through air	3.3	mm
CPG	Creepage (minimum external tracking) Measured from input terminals to output terminals, the shortest distance path analog body		3.3	mm
CTI Comparative tracking index (tracking resistance)		DIN IEC 112/VDE 0303 part 1	≥ 600	V
	Isolation group	Material group (DIN VDE 0110, 1/89), table 1	I	-



	Table 11: IEC 60747-5-2 insulation characteristics							
Symbol	Parameter	Test conditions	Value	Unit				
VPR Input-to-output test		Method a, type test $V_{PR} = V_{IORM} \times 1.6$, t _m = 10 s partial discharge < 5 pC	1500	Vpeak				
VPR	voltage	Method b, 100% production test V _{PR} = $V_{IORM} \times 1.875$, t _m = 1 s partial discharge < 5 pC	1758	Vpeak				
VIOTM Transient overvoltage		Type test t _{ini} = 60 s	4245	Vpeak				
V _{IOSM} Maximum surge insulation voltage		Type test	4245	Vpeak				
R _{IO} Insulation resistance		$V_{IO} = 500 \text{ V} \text{ at } t_s$	>10 ⁹	Ω				
V _{ISO} Insulation withsta		1 min. type test	2500/3536	Vrms\Vpeak				
VISO test	Insulation withstand test	1 s 100% production	3000/4245	Vrms\Vpeak				



6 Functional description

6.1 Parallel interface

Smart parallel interface built-in ISO8200BQ offers three interfacing signals easily managed by a microcontroller.

The LOAD signal enables the input buffer storing the value of the channel inputs.

The SYNC signal copies the input buffer value into the transmission buffer and manages the synchronization between low voltage side and the channel outputs on the isolated side.

The OUT_EN signal enables the channel outputs.

An internal refresh signal updates the configuration of the channel outputs with a $f_{refresh}$ frequency. This signal can be disabled forcing low the SYNC input when LOAD is high.

SYNC and LOAD pins can be in direct control mode (DCM) or synchronous control mode (SCM).

The operation of these two signals is described as follows:

Table 12: Interface signal op	eration (general)
-------------------------------	-------------------

LOAD	SYNC	OUT_EN	Device behavior
Don't care	Don't care	Low ⁽¹⁾	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled The outputs are left unchanged
High	Low	High	The internal refresh signal is disabled The transmission buffer is updated The outputs are left unchanged
Low	Low	High	The device operates in direct control mode as described in the respective paragraph

Notes:

⁽¹⁾The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.

6.1.1 Input signals (IN1 to IN8)

Inputs from IN1 to IN8 are the driving signals of the corresponding OUT1 to OUT8 outputs. Data are direct loaded on related outputs if <u>SYNC</u> and <u>LOAD</u> inputs are low (DCM operation) or stored into input buffer when <u>LOAD</u> is low and <u>SYNC</u> is high.

6.1.2 Load input data LOAD

The input is active low; it stores the data from IN1 to IN8 into the input buffer.

DocID027303 Rev 4



6.1.3 Output synchronization SYNC

The input is active low; it enables the ISO8200BQ transmission buffer loading input buffer data and manages the transmission between the two isolated sides of the device.

6.1.4 Watchdog

The isolated side of the device provides a watchdog function in order to guarantee a safe condition when V_{dd} supply voltage is missing.

If the logic side does not update the output status within t_{WD} , all outputs are disabled until a new update request is received.

The refresh signal is also considered a valid update signal, so the isolated side watchdog does not protect the system from a failure of the host controller (MCU freezing).





6.1.5 Output enable (OUT_EN)

51

This pin provides a fast way to disable all outputs simultaneously. When the OUT_EN pin is driven low the outputs are disabled. To enable the output stage, the OUT_EN pin has to be raised. This timing execution is compatible with an external reset push, safety requirement, and allows, in a PLC system, the microcontroller polling to obtain all internal information during a reset procedure.



Figure 8: Output channel enable timing

DocID027303 Rev 4

6.2 Direct control mode (DCM)

When SYNC and LOAD inputs are driven by the same signal, the device operates in direct control mode (DCM).

In DCM the SYNC / LOAD signal operates as an active low input enable:

- when the signal is high, the current output configuration is kept regardless the input values
- when the signal is low, each channel input directly drives the respective output

This operation mode can also be set shorting both signals to the digital ground; in this case the channel outputs are always directly driven by the inputs except when OUT_EN is low (outputs disabled).

SYNC / LOAD	OUT_EN	Device behavior
Don't care	Low ⁽¹⁾	The outputs are disabled (turned off)
High	High	The outputs are left unchanged
Low	High	The channel inputs drive the outputs

Table 13: Interface signal operation in direct control mode

Notes:

⁽¹⁾The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.



Figure 9: Direct control mode IC configuration





Figure 10: Direct control mode time diagram

6.3 Synchronous control mode (SCM)

When SYNC and LOAD inputs are independently driven, the device can operate in synchronous control mode (SCM). The SCM is used to reduce the jittering of the outputs and to drive all outputs of different devices at the same time.

In SCM the $\overline{\text{LOAD}}$ signal is forced low to update the input buffer while the $\overline{\text{SYNC}}$ signal is high. The $\overline{\text{LOAD}}$ signal is raised and the $\overline{\text{SYNC}}$ one is forced low for at least t_{SYNC(SCM)}. During this period, the internal refresh is disabled and any pending transmission between the low voltage and the isolated side is completed. When the $\overline{\text{SYNC}}$ signal is raised the channel output configuration is changed according to the one stored in the input.

If the tsync(SCM) limit is met, the maximum jitter of the channel outputs is tjitter(SCM).

If more devices share the same SYNC signal, all device outputs change simultaneously with a maximum jitter related to maximum delay and maximum jitter for single device.

LOAD	SYNC	OUT_EN	Device behavior
Don't care	Don't care	Low ⁽¹⁾	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled The outputs are left unchanged
High	Low	High	The internal refresh signal is disabled The transmission buffer is updated The outputs are left unchanged
High	Rising edge	High	The outputs are updated according to the current transmission buffer value

Table 14: Interface signal operation in synchronous control mode
--



LOAD	SYNC	OUT_EN	Device behavior
Low	Low	High	Should be avoided (DCM operation only)

Notes:

⁽¹⁾The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.



Figure 11: Synchronous control mode IC configuration



Figure 13: Multiple device synchronous control mode



6.4 Fault indication

The FAULT pin is an active low open-drain output indicating fault conditions. This pin is active when at least one of the following conditions occurs:

- Junction overtemperature of one or more channels $(T_J > T_{TJSD})$
- Communication error

The communication error is intended as an internal data corruption event in the data transfer through isolation. In case of communication error the outputs are initially kept in the previous status and then reset (turned off) at the first communication error during data transfer of the refresh signal.



6.4.1 Junction overtemperature and case overtemperature

The thermal status of the device is updated during each transmission sequence between the two isolated sides.

In SCM operation, when the LOAD signal is high and the SYNC one is low, the communication is disabled. In this case the thermal status of the device cannot be updated and the FAULT indication can be different from the current status.

In any case, the thermal protection of the channel outputs is always operative.



Figure 14: Thermal status update (DCM)









7 Power section

7.1 Current limitation

The current limitation process is active when the current sense connected on the output stage measures a current value, which is higher than a fixed threshold.

When this condition is verified the gate voltage is modulated to avoid the increase of the output current over the limitation value.

Figure below shows typical output current waveforms with different load conditions.



Figure 16: Current limitation with different load conditions



DocID027303 Rev 4

7.2 Thermal protection

The device is protected against overheating in case of overload conditions. During the driving period, if the output is overloaded, the device suffers two different thermal stresses, the former related to the junction, and the latter related to the case.

The two faults have different trigger thresholds: the junction protection threshold is higher than the case protection one; generally the first protection, that is active in thermal stress conditions, is the junction thermal shutdown. The output is turned off when the temperature is higher than the related threshold and turned back on when it goes below the reset threshold. This behavior continues until the fault on the output is present.

If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection is activated and the output is switched off and back on when the junction temperature of each channel in fault and case temperature is below the respective reset thresholds.

Figure 17: "Thermal protection flowchart" shows the thermal protection behavior, while *Figure 18: "Thermal protection"* reports typical temperature trends and output vs. input state.



Figure 17: Thermal protection flowchart









8 Reverse polarity protection

Reverse polarity protection can be implemented on board using two different solutions:

- 1. Placing a resistor (R_{GND}) between IC GND pin and load GND
- 2. Placing a diode between IC GND pin and load GND

If option 1 is selected, the minimum resistance value has to be selected according to the following equation:

 $R_{GND} \geq V_{CC}/I_{GNDcc}$

where I_{GNDcc} is the DC reverse ground pin current and can be found in *Section 3: "Absolute maximum ratings"* of this datasheet.

Power dissipated by R_{GND} during reverse polarity situations is:

 $P_D = (V_{CC})^2 / R_{GND}$

If option 2 is selected, the diode has to be chosen by taking into account VRRM > $|V_{CC}|$ and its power dissipation capability:

P_D≥ Is*V_F



In normal conditions (no reverse polarity) due to the diode, there is a voltage drop between GND of the device and GND of the system.

Figure 19: Reverse polarity protection



This schematic can be used with any type of load.





9 Reverse polarity on Vdd

The reverse polarity on V_{dd} can be implemented on board by placing a diode between GND_{dd} pin and GND digital ground.

The diode has to be chosen by taking into account VRRM > $|V_{dd}|$ and its power dissipation capability:

 $P_D \ge I_{dd}^* V_F$



In normal conditions (no reverse polarity), due to the diode, there is a voltage drop between GND_{dd} of the device and digital ground of the system.



Figure 20: Reverse polarity protection on Vdd



10 Demagnetization energy

Figure 21: Maximum demagnetization energy vs. load current, typical values Tamb= 125 °C





11 Conventions

11.1 Supply voltage and power output conventions

Figure below shows the convention used in this paper for voltage and current usage.







12 Thermal information

12.1 Thermal impedance





13 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



14 **TFQFPN32** package information



Figure 24: TFQFPN32 package outline



Figure 25: TFQFPN32 package detail outline





TFQFPN32 package information

Table 15: TFQFPN32 package mechanical data						
Dim.	mm					
Dim.	Min.	Тур.	Max.			
A	0.95	1.00	1.05			
A1	0		0.05			
b ⁽¹⁾	0.20	0.25	0.30			
b1 ⁽¹⁾	0.25	0.30	0.35			
D	10.90	11.0	11.10			
E ⁽¹⁾	8.90	9.00	9.10			
D2	4.30	4.40	4.50			
E2	6.70	6.80	6.90			
D3	1.40	1.50	1.60			
E3	3.20	3.30	3.40			
D4	1.13	1.23	1.33			
E4	1.00	1.10	1.20			
е		0.65				
e2		0.40				
e3		1.05				
e4		3.15				
e5		4.85				
k	0	0.30				
z1		0.80				
z2		4.07				
z3		3.80				
z4		1.10				
z5		1.15				
z6		2.85				
L ⁽¹⁾	0.45	0.50	0.55			

Notes:

 $^{(1)}\mbox{Dimensions "b" and "L" are measured on terminal plating surface.$





15 Ordering information

Table 16: Ordering information

Order code	Package	Packing
ISO8200BQ	TFQFPN32	Tube
ISO8200BQTR	TFQFPN32	Tape and reel



16 Revision history

Table 17: Document revision history

Date	Revision	Changes	
15-Dec-2014	1	Initial release.	
10-Jun-2015	2	Updated Description. Updated <i>Table 1</i> . Updated E _{AS} max. value in <i>Table 2</i> . Updated V _{CC(THOFF)} and V _{CC(hys)} min. value in <i>Table 4</i> . Updated <i>Table 5</i> . Updated test conditions of I _{PEAK} , I _{LIM} and H _{yst} in <i>Table 6</i> . Changed <i>Figure 21</i> .	
17-Nov-2016	3	Datasheet promoted from preliminary to production data. Updated <i>Table 6: Diagnostic pin and output protection function</i> .	
21-Apr-2017	4	Updated <i>Table 10: "Insulation and safety-related specifications"</i> . Minor text changes.	



ISO8200BQ

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

