

Sample &

Buy



ISO7710

SLLSER9A-NOVEMBER 2016-REVISED DECEMBER 2016

ISO7710 High Speed, Robust EMC Reinforced Single-Channel Digital Isolator

Technical

Documents

Features 1

- Signaling Rate: Up to 100 Mbps
- Wide Supply Range: 2.25 V to 5.5 V
- 2.25 V to 5.5 V Level Translation
- Default Output High and Low Options
- Wide Temperature Range: -55°C to 125°C
- Low Power Consumption, Typical 1.7 mA at 1 Mbps
- Low Propagation Delay: 11 ns Typical (5-V Supplies)
- High CMTI: ±100 kV/µs Typical
- Robust Electromagnetic Compatibility (EMC)
 - System-Level ESD, EFT, and Surge Immunity
 - Low Emissions
- Isolation Barrier Life: > 40 Years
- Wide-SOIC (DW-16) and Narrow-SOIC (D-8) Package Options
- Safety and Regulatory Approvals:
 - VDE Reinforced Insulation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
 - UL 1577 Component Recognition Program
 - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1 End **Equipment Standards**
 - CQC Certification per GB4943.1-2011
 - TUV Certification according to EN 60950-1 and EN 61010-1
 - VDE, UL, CSA, and TUV Certifications for DW-16 Package Complete; All Other Certifications Planned

2 Applications

- Industrial Automation
- Hybrid Electric Vehicles
- Motor Control
- **Power Supplies**
- Solar Inverters
- Medical Equipment

3 Description

Tools &

Software

The ISO7710 device is a high-performance, singlechannel digital isolator with 5000 V_{RMS} (DW package) and 3000 V_{RMS} (D package) isolation ratings per UL 1577. This device is also certified by VDE, TUV, CSA, and CQC.

Support &

Community

20

The ISO7710 device provides high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. The isolation channel has a logic input and output buffer separated by a silicon dioxide (SiO₂) insulation barrier. In the event of input power or signal loss, default output is high for a device without suffix F and low for a device with suffix F. See the Device Functional Modes section for further details.

Used in conjunction with isolated power supplies, the device helps prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, the electromagnetic compatibility of the ISO7710 device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO7710 device is available in 16pin SOIC wide-body (DW) and 8-pin SOIC narrowbody (D) packages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
1007740	SOIC (D)	4.90 mm × 3.91 mm
ISO7710	SOIC (DW)	10.30 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Feat	ures 1
2	App	lications 1
3	Desc	cription 1
4	Revi	sion History2
5	Pin (Configuration and Functions 3
6	Spec	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Power Rating 5
	6.6	Insulation Specifications 6
	6.7	Regulatory Information7
	6.8	Safety Limiting Values 8
	6.9	Electrical Characteristics—5-V Supply 9
	6.10	Supply Current Characteristics—5-V Supply9
	6.11	Electrical Characteristics—3.3-V Supply 10
	6.12	Supply Current Characteristics—3.3-V Supply 10
	6.13	Electrical Characteristics—2.5-V Supply 11
	6.14	Supply Current Characteristics—2.5-V Supply 11
	6.15	Switching Characteristics—5-V Supply 12
	6.16	Switching Characteristics—3.3-V Supply 12
	6.17	Switching Characteristics—2.5-V Supply 12
	6.18	Safety and Insulation Characteristics Curves 13

	6.19	Typical Characteristics	14
7	Para	meter Measurement Information	15
8	Deta	iled Description	16
	8.1	Overview	16
	8.2	Functional Block Diagram	16
	8.3	Feature Description	17
	8.4	Device Functional Modes	18
9	App	lications and Implementation	19
	9.1	Application Information	19
	9.2	Typical Application	19
10	Pow	ver Supply Recommendations	21
11	Laye	out	22
	11.1	Layout Guidelines	22
	11.2	Layout Example	22
12	Dev	ice and Documentation Support	23
	12.1	Documentation Support	23
	12.2	Related Links	23
	12.3	Receiving Notification of Documentation Updates	23
	12.4	Community Resources	23
	12.5	Trademarks	23
	12.6	Electrostatic Discharge Caution	23
	12.7	Glossary	23
13		hanical, Packaging, and Orderable	
	Infor	mation	23

4 Revision History

•

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (November 2016) to Revision A

Changed Feature From: IEC 60950-1, IEC 60601-1 and IEC 61010-1 End Equipment Standards To: IEC 60950-1 and IEC 60601-1 End Equipment Standards 1

XAS STRUMENTS

www.ti.com

Page



5 Pin Configuration and Functions





Pin Functions

	PIN				
NAME	NO		I/O	DESCRIPTION	
NAWE	DW	D			
V _{CC1}	3	1, 3	—	Power supply, V _{CC1}	
V _{CC2}	14	8	—	Power supply, V _{CC2}	
GND1	1, 7	4	—	Ground connection for V _{CC1}	
GND2	9, 16	5	_	Ground connection for V _{CC2}	
IN	4	2	I	Input channel	
OUT	13	6	0	Output channel	
NC	2, 5, 6, 8, 10 ,11, 12, 15	7	_	Not connect pin; it has no internal connection	

6 Specifications

6.1 Absolute Maximum Ratings

See $^{(1)}$

		MIN	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage ⁽²⁾	-0.5	6	V
V	Voltage at IN, OUT	-0.5	$V_{CC} + 0.5^{(3)}$	V
IO	Output Current	-15	15	mA
TJ	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak

voltage values.

(3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT	
M	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins $^{\left(1\right) }$	±6000	V	
VESD	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	TYP	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage		2.25		5.5	V
V _{CC(UVLO+)}	UVLO threshold when supply vo	Itage is rising		2	2.25	V
V _{CC(UVLO-)}	UVLO threshold when supply vo	Itage is falling	1.7	1.8		V
V _{HYS(UVLO)}	Supply voltage UVLO hysteresis		100	200		mV
		V _{CC2} = 5 V	-4			
I _{OH}	High-level output current	V _{CC2} = 3.3 V	-2			mA
		V _{CC2} = 2.5 V	-1		5.5 2.25 4 2 1 V _{CC1} 0.3 × V _{CC1} 100	
		V _{CC2} = 5 V			4	
I _{OL}	Low-level output current	V _{CC2} = 3.3 V			2	mA
I _{OL} V _{IH} VIL		V _{CC2} = 2.5 V			1	
VIH	High-level input voltage		0.7 × V _{CC1}		V _{CC1}	V
V _{IL}	Low-level input voltage		0	(0.3 × V _{CC1}	V
DR	Signaling rate		0		100	Mbps
T _A	Ambient temperature		-55	25	125	°C

6.4 Thermal Information

		ISO	7710	
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	D (SOIC)	UNIT
		(16-Pin)	(8-Pin)	
$R_{ heta JA}$	Junction-to-ambient thermal resistance	94.4	146.1	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	57.3	63.1	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	57.1	80.0	°C/W
ΨJT	Junction-to-top characterization parameter	40.0	9.6	°C/W
Ψјв	Junction-to-board characterization parameter	56.8	79.0	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Rating

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
P_D	Maximum power dissipation		50	mW
PD1	Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave	12.5	mW
P _{D2}	2 Maximum power dissipation by side-2	iput a 50 Minz 50% duty cycle square wave	37.5	mW



6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE		UNIT	
	PARAMETER	TEST CONDITIONS	DW-16	D-8	UNIT	
CLR	External clearance (1)	Shortest terminal-to-terminal distance through air	8	4	mm	
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	4	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	21	21	μm	
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	> 600	> 600	V	
	Material group	According to IEC 60664-1	I	I		
		Rated mains voltage \leq 150 V _{RMS}	I–IV	I–IV		
	Overveltere esteren per IEC 60664.1	Rated mains voltage $\leq 300 V_{RMS}$	I–IV	I–III		
	Overvoltage category per IEC 60664-1	Rated mains voltage $\leq 600 \text{ V}_{\text{RMS}}$	I–IV	n/a		
		Rated mains voltage \leq 1000 V _{RMS}	I–III	n/a		
DIN V V	/DE V 0884-10 (VDE V 0884-10):2006-12 ⁽	2)				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	637	V _{PK}	
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) test	1000	450	V _{RMS}	
		DC voltage	1414	637	V _{DC}	
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$ t = 60 s (qualification) t= 1 s (100% production)	8000	4242	V _{PK}	
V _{IOSM}	Maximum surge isolation voltage (3)	Test method per IEC 60065, 1.2/50 μ s waveform, V _{TEST} = 1.6 × V _{IOSM} (qualification)	8000	5000	V _{PK}	
		Method a, After Input/Output safety test subgroup 2/3, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s}; V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 \text{ s}$	≤5	≤5		
q _{pd}	Apparent charge ⁽⁴⁾	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s	≤5	≤5	рС	
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1$ s	≤5	≤5		
CIO	Barrier capacitance, input to output ⁽⁵⁾	$V_{IO} = 0.4 \times \sin (2\pi ft), f = 1 MHz$	~0.4	~0.4	pF	
		$V_{IO} = 500 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	>10 ¹²	>10 ¹²		
R _{IO}	Isolation resistance ⁽⁵⁾	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$	>10 ¹¹	>10 ¹¹	Ω	
		$V_{IO} = 500 \text{ V} \text{ at } T_S = 150^{\circ}\text{C}$	>10 ⁹	>10 ⁹	1	
	Pollution degree		2	2		
	Climatic category		55/125/21	55/125/21		
UL 157	7					
V _{ISO}	Withstanding isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}}$, t = 60 s (qualification); $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$, t = 1 s (100% production)	5000	3000	V _{RMS}	

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-terminal device.



6.7 Regulatory Information

VDE, CSA, UL and TUV certifications for DW-16 package are complete; All other certifications are planned.

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006- 12	Certified under CSA Component Acceptance Notice 5A, IEC 60950-1, and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950- 1:2006/A11:2009/A1:2010/ A12:2011/A2:2013
Maximum transient isolation voltage, 8000 V_{PK} (DW-16) and 4242 V_{PK} (D-8); Maximum repetitive peak isolation voltage, 1414 V_{PK} (DW-16) and 637 V_{PK} (D-8); Maximum surge isolation voltage, 8000 V_{PK} (DW- 16) and 5000 V_{PK} (D-8)	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 V_{RMS} (DW-16) and 400 V_{RMS} (D-8) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601- 1:14 and IEC 60601-1 Ed. 3.1, 250 V_{RMS} (DW-16) max working voltage	DW-16: Single protection, 5000 V _{RMS} ; D-8: Single protection, 3000 V _{RMS}	DW-16: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V _{RMS} maximum working voltage; D-8: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage	$\begin{array}{l} 5000 \ V_{RMS} \ Reinforced \\ insulation \ per \ EN \ 61010- \\ 1:2010 \ (3rd \ Ed) \ up \ to \\ working \ voltage \ of \ 600 \\ V_{RMS} \ (DW-16) \\ \hline \\ 5000 \ V_{RMS} \ Reinforced \\ insulation \ per \ EN \ 60950- \\ 1:2006/A11:2009/A1:2010/ \\ A12:2011/A2:2013 \ up \ to \\ working \ voltage \ of \ 800 \\ V_{RMS} \ (DW-16) \end{array}$
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certification Planned	Client ID number: 77311

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-1	6 Package					
		$R_{\theta JA}$ = 94.4 °C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C, see Figure 1			241	
Is	Safety input, output, or supply current	$R_{\theta JA}$ = 94.4 °C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C, see Figure 1			368	mA
		$R_{\theta JA}$ = 94.4 °C/W, V_{I} = 2.75 V, T_{J} = 150°C, T_{A} = 25°C, see Figure 1			482	
Ps	Safety input, output, or total power	$R_{\theta JA}$ = 94.4 °C/W, T_J = 150°C, T_A = 25°C, see Figure 2			1324	mW
Τs	Maximum safety temperature				150	°C
D-8 P	ackage					
		$R_{\theta JA}$ = 146.1 °C/W, V_{I} = 5.5 V, T_{J} = 150°C, T_{A} = 25°C, see Figure 3			156	
Is	Safety input, output, or supply current	$R_{\theta JA}$ = 146.1 °C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C, see Figure 3			238	mA
		$R_{\theta JA} = 146.1 \text{ °C/W}, V_I = 2.75 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C},$ see Figure 3			311	
Ps	Safety input, output, or total power	$R_{\theta JA}$ = 146.1 °C/W, T_J = 150°C, T_A = 25°C, see Figure 4			856	mW
Τs	Maximum safety temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

6.9 Electrical Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -4 mA; see Figure 11	V _{CC2} – 0.4	4.8		V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA; see Figure 11		0.2	0.4	V
V _{IT+(IN)}	Rising input threshold voltage			0.6 x V _{CC1}	$0.7 \mathrm{~x~V_{CC1}}$	V
V _{IT-(IN)}	Falling input threshold voltage		0.3 x V _{CC1}	0.4 x V _{CC1}		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 × V _{CC1}	$0.2 \times V_{CC1}$		V
IIH	High-level input current	$V_{IH} = V_{CC1}$ at IN			10	μA
IIL	Low-level input current	$V_{IL} = 0 V at IN$	-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ or 0 V, $V_{CM} = 1200$ V; see Figure 13	40	100		kV/μs
Cı	Input Capacitance ⁽¹⁾	$V_{I} = V_{CC}/2 + 0.4 \times sin(2\pi ft), f = 1 MHz, V_{CC} = 5 V$		2		pF

(1) Measured from input pin to ground.

6.10 Supply Current Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT
	V _I = V _{CC1} (ISO7710), V _I = 0 V (ISO77	10 with E ouffix)	I _{CC1}		0.5	0.8	
Supply current - DC signal	$v_{\rm I} = v_{\rm CC1}$ (ISO7710), $v_{\rm I} = 0$ v (ISO77	10 with F Sullix)	I _{CC2}		0.6	1	
	V _I = 0 V (ISO7710), V _I = V _{CC1} (ISO77	10 with E ouffix)	I _{CC1}		1.6 2.5		
	$v_{\rm I} = 0$ v (ISO7710), $v_{\rm I} = v_{\rm CC1}$ (ISO77	10 with F Sullix)	I _{CC2}		0.6	0.8	
		1 Mbps	I _{CC1}		1.1	1.5	mA
		Timps	I _{CC2}		0.6	1.1	ША
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}		1.1	1.6	
Supply current - AC signal	wave clock input; $C_L = 15 \text{ pF}$		I _{CC2}		1.1	1.6	
		100 Mbps	I _{CC1}		1.4	2	
			I _{CC2}		5.9	7	

STRUMENTS

EXAS

6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA}; \text{ see Figure 11}$	V _{CC2} - 0.3	3.2		V
V _{OL}	Low-level output voltage	I _{OL} = 2 mA; see Figure 11		0.1	0.3	V
V _{IT+(IN)}	Rising input voltage threshold			0.6 x V _{CC1}	0.7 x V _{CC1}	V
V _{IT-(IN)}	Falling input voltage threshold		0.3 x V _{CC1}	0.4 x V _{CC1}		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 × V _{CC1}	$0.2 \times V_{CC1}$		V
IIH	High-level input current	$V_{IH} = V_{CC1}$ at IN			10	μA
IIL	Low-level input current	$V_{IL} = 0 V \text{ at IN}$	-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ or 0 V, $V_{CM} = 1200$ V; see Figure 13	40	100		kV/μs

6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT
	V _I = V _{CC1} (ISO7710), V _I = 0 V (ISO77	10 with E suffix)	I _{CC1}		0.5	0.5 0.8	
Supply current - DC signal	$v_{1} = v_{CC1} (1307710), v_{1} = 0 v (1307710)$	TO WITT SUIIX)	I _{CC2}		0.6	1	
	V _I = 0 V (ISO7710), V _I = V _{CC1} (ISO77	10 with E cuffix)	I _{CC1} 1.6		2.5		
	$v_{1} = 0$ v (1307710), $v_{1} = v_{CC1}$ (13077	TO WITT SUIIX)	I _{CC2}		0.5 0.8 0.6 1 1.6 2.5 0.6 1 1.1 1.5 0.6 1 1.1 1.6 1.1 1.6 1.1 1.6 1.1 1.6 1.3 1.8		
		1 Mbps	I _{CC1}		1.1	1.1 1.5	mA
		T MDPS	I _{CC2}		0.6	1	IIIA
Supply current - AC signal	All channels switching with square	10 Mbpa	I _{CC1}		1	1.6	
Supply current - AC signal	wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I _{CC2}		1.1	1.4	
		100 Mbps	I _{CC1}		1.3	1.8	
			I _{CC2}		4.3	5.3	



6.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1 mA; see Figure 11	V _{CC2} – 0.2	2.45		V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA; see Figure 11		0.05	0.2	V
V _{IT+(IN)}	Rising input voltage threshold			0.6 x V _{CC1}	0.7 x V _{CC1}	V
V _{IT-(IN)}	Falling input voltage threshold		0.3 x V _{CC1}	0.4 x V _{CC1}		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 × V _{CC1}	$0.2 \times V_{CC1}$		V
I _{IH}	High-level input current	$V_{IH} = V_{CC1}$ at IN			10	μΑ
IIL	Low-level input current	V _{IL} = 0 V at IN	-10			μΑ
CMTI	Common-mode transient immunity	$V_{I} = V_{CC1}$ or 0 V, $V_{CM} = 1200$ V; see Figure 13	40	100		kV/μs

6.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT	
	$y_{1} = y_{1}$ (1807710) $y_{1} = 0.1/(18077)$	V _I = V _{CC1} (ISO7710), V _I = 0 V (ISO7710 with F suffix)			0.5	0.8	
Supply current - DC signal	$v_1 = v_{CC1} (1307710), v_1 = 0.0 (1307710 with F sumx)$	I _{CC2}		0.6			
	V _I = 0 V (ISO7710), V _I = V _{CC1} (ISO77				1.6	2.5	
	$v_{\rm I} = 0$ v (ISO7710), $v_{\rm I} = v_{\rm CC1}$ (ISO77	TO WILL F SULLX)	I _{CC2}		0.6	1 2.5 1 1.5 1 1.5	
		1 Mhno	I _{CC1}		1.1	1.5	
		1 Mbps	I _{CC2}		0.6	1	mA
Supply surrent AC signal	All channels switching with square	10 Mbps	I _{CC1}		1.1	1.5	
Supply current - AC signal	wave clock input; $C_L = 15 \text{ pF}$		I _{CC2}		0.9	1.4	
		100 Mbpa	I _{CC1}		1.2	1.6	
		100 Mbps	I _{CC2}		3.4	4.4	

STRUMENTS

XAS

6.15 Switching Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	ER TEST CONDITIONS		TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 11	6	11	16	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $	See Figure 11		0.6	4.9	ns
t _{sk(pp)}	Part-to-part skew time ⁽²⁾				4.5	ns
t _r	Output signal rise time	See Figure 11		1.8	3.9	ns
t _f	Output signal fall time	See Figure 11		1.9	3.9	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7 V. See Figure 12		0.1	0.3	μS
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.16 Switching Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 11	6	11	16	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}			0.1	5	ns
t _{sk(pp)}	Part-to-part skew time ⁽²⁾				4.5	ns
t _r	Output signal rise time	See Figure 11		0.7	3	ns
t _f	Output signal fall time			0.7	3	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7 V. See Figure 12		0.1	0.3	μS
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.17 Switching Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 11	7.5	12	18.5	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}			0.2	5.1	ns
t _{sk(pp)}	Part-to-part skew time ⁽²⁾				4.6	ns
t _r	Output signal rise time	See Figure 11		1	3.5	ns
t _f	Output signal fall time	See Figure 11		1	3.5	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7 V. See Figure 12		0.1	0.3	μS
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

t_{sk(pp)} is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



6.18 Safety and Insulation Characteristics Curves





6.19 Typical Characteristics





7 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3ns, Z_O = 50 Ω . At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 11. Switching Characteristics Test Circuit and Voltage Waveforms



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 12. Default Output Delay Time Test Circuit and Voltage Waveforms



Copyright © 2016, Texas Instruments Incorporated

A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 13. Common-Mode Transient Immunity Test Circuit

TEXAS INSTRUMENTS

8 Detailed Description

8.1 Overview

The ISO7710 device has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 14, shows a functional block diagram of a typical channel.

8.2 Functional Block Diagram





Figure 15 shows a conceptual detail of how the ON/OFF keying scheme works.



Figure 15. On-Off Keying (OOK) Based Modulation Scheme



8.3 Feature Description

The ISO7710 device is available in two default output state options to enable a variety of application uses. Table 1 lists the device features.

PART NUMBER	MAXIMUM DATA RATE	CHANNEL DIRECTION	DEFAULT OUTPUT STATE	PACKAGE	RATED ISOLATION ⁽¹⁾
1007710	ISO7710 100 Mbps 1 Forward, 0 Reverse		High	DW-16	5000 V _{RMS} / 8000 V _{PK}
1507710				D-8	3000 V _{RMS} / 4242 V _{PK}
ISO7710F			Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
1307/10F	100 Mbps	1 Forward, 0 Reverse	Low	D-8	3000 V _{RMS} / 4242 V _{PK}

Table 1. Device Features

(1) See the *Regulatory Information* section for detailed isolation ratings.

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7710 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

XAS STRUMENTS

www.ti.com

8.4 Device Functional Modes

Table 2 lists the functional modes of ISO7710 device.

V _{CC1}	V _{CC2}	INPUT (IN) ⁽²⁾	OUTPUT (OUT)	COMMENTS
		н	н	Normal Operation:
PU	PU	L	L	A channel output assumes the logic state of its input.
	P0 P0 Open		Default	Default mode: When IN is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ISO7710 and <i>Low</i> for ISO7710F.
PD	PU	x	Default	Default mode: When V_{CC1} is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO7710 and <i>Low</i> for ISO7710F. When V_{CC1} transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When V_{CC1} transitions from powered-up to unpowered, channel output assumes the selected default state.
Х	PD	х	Undetermined	When V_{CC2} is unpowered, a channel output is undetermined ⁽³⁾ . When V_{CC2} transitions from unpowered to powered-up, a channel output assumes the logic state of its input

Table 2. Function Table⁽¹⁾

(1)

PU = Powered up ($V_{CC} \ge 2.25$ V); PD = Powered down ($V_{CC} \le 1.7$ V); X = Irrelevant; H = High level; L = Low level A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output. The outputs are in undetermined state when 1.7 V < V_{CC1} , $V_{CC2} < 2.25$ V. (2)

(3)

8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 16. Device I/O Schematics



9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO7710 device is a high-performance, single-channel digital isolator. The device uses single-ended CMOS-logic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2}. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

The ISO7710 device can be used with Texas Instruments' mixed signal microcontroller, CAN transceiver, transformer driver, and low-dropout voltage regulator to create an Isolated CAN Interface as shown below.



Copyright © 2016, Texas Instruments Incorporated

Figure 17. Isolated CAN Interface

Typical Application (continued)

9.2.1 Design Requirements

To design with this device, use the parameters listed in Table 3.

Table 3	Design	Parameters
---------	--------	------------

PARAMETER	VALUE			
Supply voltage, V _{CC1} and V _{CC2}	2.25 V to 5.5 V			
Decoupling capacitor between V_{CC1} and GND1	0.1 µF			
Decoupling capacitor from V _{CC2} and GND2	0.1 µF			

9.2.2 Detailed Design Procedure

Unlike optocouplers, which need require components to improve performance, provide bias, or limit current, the ISO7710 device only requires two external bypass capacitors to operate.



Figure 18. Typical ISO7710 Circuit Hook-up



9.2.3 Application Curve

The following typical eye diagram of the ISO7710 device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.



Time = 3.5 ns / div



10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a $0.1-\mu$ F bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in the SN6501 data sheet (SLLSEA0) or SN6505A data sheet (SLLSEP9).



11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 20). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the application note, *Digital Isolator Design Guide* (SLLA284).

11.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit boards. This PCB is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.

11.2 Layout Example



Figure 20. Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Isolation Glossary, SLLA353
- SN6501 Transformer Driver for Isolated Power Supplies, SLLSEA0
- SN65HVD23x 3.3-V CAN Bus Transceivers, SLOS346
- TMS320F28035 Piccolo™ Microcontrollers, SPRS584
- TPS76333 Low-Power 150-mA Low-Dropout Linear Regulators, SLVS181

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ISO7710	Click here	Click here	Click here	Click here	Click here	

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

Piccolo, E2E are trademarks of Texas Instruments.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

D0008B

FEXAS NSTRUMENTS

www.ti.com



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SOIC



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed .006 [0.15], per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008B

www.ti.com

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com

D0008B

www.ti.com

NSTRUMENTS

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SOIC

EXAS



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

www.ti.com



SOIC - 2.65 mm max height

PACKAGE OUTLINE

SOIC

ISO7710



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



www.ti.com

DW0016B

NSTRUMENTS

EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height

SOIC

EXAS



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com



DW0016B

www.ti.com

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 9. Board assembly site may have different recommendations for stencil design.

www.ti.com



30-Nov-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ISO7710D	PREVIEW	SOIC	D	8	75	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	-55 to 125	7710	
ISO7710DR	PREVIEW	SOIC	D	8	2500	TBD	Call TI	Call TI	-55 to 125		
ISO7710DW	PREVIEW	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7710	
ISO7710DWR	PREVIEW	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7710	
ISO7710FD	PREVIEW	SOIC	D	8	75	TBD	Call TI	Call TI	-55 to 125		
ISO7710FDR	PREVIEW	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	-55 to 125	7710F	
ISO7710FDW	PREVIEW	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7710F	
ISO7710FDWR	PREVIEW	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7710F	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



30-Nov-2016

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated