



ISO7240 ISO7241 ISO7242 SLLS868A-SEPTEMBER 2007-REVISED DECEMBER 2007

QUAD DIGITAL ISOLATORS

FEATURES

- 1, 25, and 150-Mbps Signaling Rate Options
 - Low Channel-to-Channel Output Skew;
 1 ns Max
 - Low Pulse-Width Distortion (PWD);
 2 ns Max
 - Low Jitter Content; 1 ns Typ at 150 Mbps
- Typical 25-Year Life at Rated Working Voltage (see application note SLLA197 and Figure 15)
- 4000-V_{peak} Isolation, 560-V_{peak} Working Voltage
- UL 1577 Certified
- 4 kV ESD Protection
- Operate With 3.3-V or 5-V Supplies

DESCRIPTION

- High Electromagnetic Immunity (see application report SLLA181)
- -40°C to 125°C Operating Range

APPLICATIONS

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

The ISO7240, ISO7241 and ISO7242 are quad-channel digital isolators with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by TI's silicon dioxide (SiO₂) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7240 has all four channels in the same direction while the ISO7241 has three channels the same direction and one channel in opposition. The ISO7242 has two channels in each direction.

The A and C option devices have TTL input thresholds and a noise-filter at the input that prevents transient pulses from being passed to the output of the device. The M option devices have CMOS Vcc/2 input thresholds and do not have the input noise-filter or the additional propagation delay.

A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (Contact TI for a logic low failsafe option).

These devices may be powered from either 3.3-V or 5-V supplies on either side in any 3.3-V / 3.3-V, 5-V / 5-V, 5-V / 3.3-V, or 3.3-V / 5-V combination. Note that the signal input pins are 5-V tolerant regardless of the voltage supply level being used.

These devices are characterized for operation over the ambient temperature range of -40°C to 125°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTION DIAGRAM



Table 1. Device Function Table ISO724x ⁽¹⁾

V _{CC1}	V _{CC2}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	H or Open	Н
PU	PU	L	H or Open	L
PU		Х	L	Z
		Open	H or Open	Н
PD	PU	Х	H or Open	Н
PD	PU	Х	L	Z

(1) PU = Powered Up; PD = Powered Down ; X = Irrelevant; H = High Level; L = Low Level

ISO7240 ISO7241 ISO7242 SLLS868A-SEPTEMBER 2007-REVISED DECEMBER 2007



		AVAILA	BLE OPTIONS		
PRODUCT	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION	MARKED AS	ORDERING NUMBER ⁽¹⁾
ISO7240ADW	1 Mbps	~1.5 V (TTL)	~1.5 V (TTL)		ISO7240ADW (rail)
1307240ADW		(CMOS compatible)		ISO7240A	ISO7240ADWR (reel)
ISO7240CDW	25 Mbpo	~1.5 V (TTL)	4/0	ISO7240C	ISO7240CDW (rail)
1507240CDW	25 Mbps	(CMOS compatible)	4/0	15072400	ISO7240CDWR (reel)
	150 Mbaa			180724014	ISO7240MDW (rail)
ISO7240MDW	150 Mbps	Vcc/2 (CMOS)		ISO7240M	ISO7240MDWR (reel)
	4 Mhaa	~1.5 V (TTL)		IS07241A	ISO7241ADW (rail)
ISO7241ADW	1 Mbps	(CMOS compatible)		1507241A	ISO7241ADWR (reel)
100704400	OF Mhas	~1.5 V (TTL)	0/4	IS07241C	ISO7241CDW (rail)
ISO7241CDW	25 Mbps	(CMOS compatible)	3/1	15072410	ISO7241CDWR (reel)
1007044140144	450 Miles			100704414	ISO7241MDW (rail)
ISO7241MDW	150 Mbps	Vcc/2 (CMOS)		ISO7241M	ISO7241MDWR (reel)
10070404 DW	4 Million	~1.5 V (TTL)		10070404	ISO7242ADW (rail)
ISO7242ADW	1 Mbps	(CMOS compatible)		ISO7242A	ISO7242ADWR (reel)
10070400014	05 Mil	~1.5 V (TTL)	0/0	10070400	ISO7242CDW (rail)
ISO7242CDW	25 Mbps	(CMOS compatible)	2/2	IS07242C	ISO7242CDWR (reel)
100704014014	450 Miles			100704014	ISO7242MDW (rail)
ISO7242MDW	150 Mbps	Vcc/2 (CMOS)		ISO7242M	ISO7242MDWR (reel)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

website at www.ti.com.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

					VALUE	UNIT
V_{CC}	Supply voltage	ge ⁽²⁾ , V _{CC1} , V _{CC2}			–0.5 to 6	V
VI	Voltage at IN	, OUT, EN			–0.5 to 6	V
Ιo	Output currer	Output current			±15	mA
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±4	
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV
		Machine Model	ANSI/ESDS5.2-1996		±200	V
TJ	Maximum jun	Maximum junction temperature				

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal and are peak voltage values.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V			4.5		5.5	V
V _{CC}	Supply voltage, V _{CC1} , V _{CC2}		3.15		3.45	v
I _{OH}	High-level output current				4	mA
I _{OL}	Low-level output current	ISO724xA ISO724xC ISO724xM ISO724xA				mA
		ISO724xA	1			μs
t _{ui}	Input pulse width	ISO724xC	40			
		ISO724xM	6.67	5	-	ns
	i Signaling rate	ISO724xA	0	1500 ⁽¹⁾	1000	kbps
1/t _{ui}		ISO724xC	0	30 ⁽¹⁾	25	N 41
		ISO724xM	0	200 ⁽¹⁾) 1000) 25) 150	Mbps
VIH	High-level input voltage (IN)	100704-14	0.7 V _{CC}		V_{CC}	V
V _{IL}	Low-level input voltage (IN)	ISO724xM	0		0.3 V _{CC}	V
V_{IH}	High-level input voltage (IN) (EN on all devices)	100704-4 100704-0	2		V_{CC}	V
V _{IL}	Low-level input voltage (IN) (EN on all devices)	ISO724xA, ISO724xC	0		0.8	V
TJ	Junction temperature				150	°C
Η	External magnetic field-strength immunity per IEC certification	C 61000-4-8 and IEC 61000-4-9			1000	A/m

(1) Typical value at room temperature and well-regulated power supply.



ELECTRICAL CHARACTERISTICS

 V_{CC1} and V_{CC2} at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT		·				
	ISO7240A/C/M	Quiescent			1	3	
	ISO7240A	1 Mbps	= V _I = V _{CC} or 0 V, All channels, no load, = EN ₂ at 3 V		1	3	mA
	ISO7240C/M	25 Mbps			7	10.5	
	ISO7241A/C/M	Quiescent			6.5	10	
I _{CC1}	ISO7241A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, = EN ₁ at 3 V, EN ₂ at 3 V		6.5	10	mA
	ISO7241C/M	25 Mbps	= LIN ₁ at 5 V, LIN ₂ at 5 V		12	18	
	ISO7242A/C/M	Quiescent			10	16	
	ISO7242A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, = EN ₁ at 3 V, EN ₂ at 3 V		10	16	mA
	ISO7242C/M	25 Mbps	= LIN ₁ at 5 V, LIN ₂ at 5 V		15	24	
	ISO7240A/C/M	Quiescent			15	22	
	ISO7240A	1 Mbps	= V _I = V _{CC} or 0 V, All channels, no load, = EN ₂ at 3 V		16	22	mA mA
	ISO7240C/M	25 Mbps			17	25	
CC2	ISO7241A/C/M	Quiescent			13	20	
	ISO7241A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, = EN ₁ at 3 V, EN ₂ at 3 V		13	20	
	ISO7241C/M	25 Mbps	= LIN ₁ at 5 V, LIN ₂ at 5 V		18	28	
	ISO7242A/C/M	Quiescent			10	16	mA
	ISO7242A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, = EN ₁ at 3 V, EN ₂ at 3 V		10	16	
	ISO7242C/M	25 Mbps	= LIN ₁ at 5 V, LIN ₂ at 5 V		15	24	
ELECTR	ICAL CHARACTERISTICS	- 1	<u> </u>	L			
I _{OFF}	Sleep mode output curren	t	EN at VCC, Single channel		0		μA
	LPak land anter due barre		I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.8			
V _{OH}	High-level output voltage		$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1			V
V			I _{OL} = 4 mA, See Figure 1			0.4	V
V _{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 1			0.1	v
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current					10	A
IIL	Low-level input current		IN from 0 V to V _{CC}	-10			μA
CI	Input capacitance to grour	nd	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient i	mmunity	$V_{I} = V_{CC}$ or 0 V, See Figure 4	25	50		kV/μs

SWITCHING CHARACTERISTICS

V_{CC1} and V_{CC2} at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	- ISO724xA		40		95	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	150724XA				10	~~
t _{PLH} , t _{PHL}	Propagation delay	100704×0		18		42	ns
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	- ISO724xC	See Figure 1			2.5	
t _{PLH} , t _{PHL}	Propagation delay	- ISO724xM		10		23	~~
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	150724XIM			1	2	ns
i.	Channel to sharred entruit align: (2)	ISO724xA/C				2	ns
t _{sk(o)}	Channel-to-channel output skew ⁽²⁾	ISO724xM			0	1	
t _r	Output signal rise time		See Figure 1		2		
t _f	Output signal fall time				2		ns
t _{PHZ}	Propagation delay, high-level-to-high-imp	edance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-hi	gh-level output			15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impe	edance output	- See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-lo	w-level output			15	20	
t _{fs}	Failsafe output delay time from input pow	afe output delay time from input power loss			12		μs
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps NRZ data input, Same polarity input on all channels, See Figure 5		1		ns

(1) Also referred to as pulse skew.

(2) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



ELECTRICAL CHARACTERISTICS

V_{CC1} at 5-V, V_{CC2} at 3.3-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SUPPL	Y CURRENT								
	ISO7240A/C/M	Quiescent				1	3		
	ISO7240A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, I	EN ₂ at 3 V		1	3	mA	
	ISO7240C/M	25 Mbps				7	10.5		
	ISO7241A/C/M	Quiescent				6.5	10		
I _{CC1}	ISO7241A	1 Mbps	$V_1 = V_{CC}$ or 0 V, All channels, no load, I EN ₂ at 3 V	∃N ₁ at 3 V,		6.5	10	mA	
	ISO7241C/M	25 Mbps				12	18		
	ISO7242A/C/M	Quiescent				10	16		
	ISO7242A	1 Mbps	$V_1 = V_{CC}$ or 0 V, All channels, no load, I EN ₂ at 3 V	EN₁ at 3 V,		10	16	mA	
	ISO7242C/M	25 Mbps				15	24		
	ISO7240A/C/M	Quiescent					15		
	ISO7240A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, I	EN ₂ at 3 V		10	15	mA	
	ISO7240C/M	25 Mbps				10.5	17		
	ISO7241A/C/M	Quiescent				8	13		
I _{CC2}	ISO7241A	1 Mbps		$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V			13	mA	
	ISO7241C/M	25 Mbps			11.5	18			
	ISO7242A/C/M	Quiescent					10		
	ISO7242A	1 Mbps	$V_1 = V_{CC}$ or 0 V, All channels, no load, I EN ₂ at 3 V		6	10	mA		
	ISO7242C/M	25 Mbps			9	14			
ELECTI	RICAL CHARACTE	RISTICS	1		I		I		
I _{OFF}	Sleep mode outpu	t current	EN at VCC, Single channel			0		μΑ	
				ISO7240	V _{CC} - 0.4				
V _{OH}	High-level output	voltage	I _{OH} = -4 mA, See Figure 1	ISO724x (5-V side)	V _{CC} – 0.8			V	
			$I_{OH} = -20 \ \mu A$, See Figure 1		V _{CC} – 0.1				
		volto a o	I _{OL} = 4 mA, See Figure 1				0.4	V	
V _{OL}	Low-level output v	onage	I_{OL} = 20 µA, See Figure 1				0.1	v	
V _{I(HYS)}	Input voltage hyste	eresis				150		mV	
I _{IH}	High-level input cu	ırrent	IN from 0) (to) (10	^	
IIL	Low-level input cu	rrent	IN from 0 V to V _{CC}		-10			μA	
CI	Input capacitance	to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$			2		pF	
CMTI	Common-mode tra	ansient immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 4		25	50		kV/μs	



SWITCHING CHARACTERISTICS

V_{CC1} at 5-V, V_{CC2} at 3.3-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	ISO724xA		40		100	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	150724XA				11	
t _{PLH} , t _{PHL}	Propagation delay	18072420		20		50	ns
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	ISO724xC	See Figure 1			3	
t _{PLH} , t _{PHL}	Propagation delay	ISO724xM				29	20
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}				1	2	ns
	Channel to shared extent show (2)	ISO724xA/C				3	ns
t _{sk(o)}	Channel-to-channel output skew ⁽²⁾	ISO724xM			0	1	
t _r	Output signal rise time		See Figure 1		2		20
t _f	Output signal fall time				2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impeda	ance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-	level output			15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impeda	nce output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-le	evel output			15	20	
t _{fs}	Failsafe output delay time from input power loss		See Figure 3		18		μs
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps PRBS NRZ data input, Same polarity input on all channels, See Figure 5		1		ns

(1) Also known as pulse skew

(2) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



ELECTRICAL CHARACTERISTICS

V_{CC1} at 3.3-V, V_{CC2} at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT							
	ISO7240A/C/M	Quiescent				0.5	1	
	ISO7240A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, E	EN ₂ at 3 V		1	2	mA
	ISO7240C/M	25 Mbps				3	5	
	ISO7241A/C/M	Quiescent				4	7	
I _{CC1}	ISO7241A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, E EN ₂ at 3 V	EN ₁ at 3 V,		4	7	mA
	ISO7241C/M	25 Mbps				6.5	11	
	ISO7242A/C/M	Quiescent				6	10	
	ISO7242A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, E = EN ₂ at 3 V	EN ₁ at 3 V,		6	10	mA
	ISO7242C/M	25 Mbps				9	14	
	ISO7240A/C/M	Quiescent				15	22	
	ISO7240A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, E	EN ₂ at 3 V		16	22	mA
	ISO7240C/M	25 Mbps				17	25	
	ISO7241A/C/M	Quiescent				13	20	
I _{CC2}	ISO7241A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, E = EN ₂ at 3 V	EN ₁ at 3 V,		13	20	mA
002	ISO7241C/M	25 Mbps				18	28	
	ISO7242A/C/M	Quiescent					16	
	ISO7242A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, E EN ₂ at 3 V		10	16	mA	
	ISO7242C/M	25 Mbps			15	24		
ELECT	RICAL CHARACTER	ISTICS						
I _{OFF}	Sleep mode outp	ut current	EN at VCC, Single channel			0		μΑ
				ISO7240	V _{CC} - 0.4			
V _{OH}	High-level output	voltage	I _{OH} = -4 mA, See Figure 1	ISO724x (5-V side)	V _{CC} – 0.8			V
			$I_{OH} = -20 \ \mu A$, See Figure 1		V _{CC} – 0.1			
V		voltago	I _{OL} = 4 mA, See Figure 1				0.4	V
V _{OL}	Low-level output	lonage	I _{OL} = 20 μA, See Figure 1				0.1	v
V _{I(HYS)}	Input voltage hyst	eresis				150		mV
I _{IH}	High-level input c	urrent	IN from 0)/ to)/				10	
IIL	Low-level input cu	urrent	IN from 0 V to V _{CC}		-10			μA
CI	Input capacitance	to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-mode tr immunity	ansient	$V_I = V_{CC}$ or 0 V, See Figure 4		25	50		kV/μs

SWITCHING CHARACTERISTICS

V_{CC1} at 3.3-V and V_{CC2} at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} , t _{PHL}	Propagation delay	ISO724xA		40		100		
PWD	Pulse-width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $	150724XA				11	20	
t _{PLH} , t _{PHL}	Propagation delay	ISO724xC		22		51	ns	
PWD	Pulse-width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $	150724XC	See Figure 1			3		
t _{PLH} , t _{PHL}	Propagation delay	100704-14		12		30		
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	ISO724xM			1	2	ns	
	0h	ISO724xA/C				2.5		
t _{sk(o)}	Channel-to-channel output skew ⁽²⁾	ISO724xM			0	1	ns	
t _r	Output signal rise time		Oraș Eimar d		2			
t _f	Output signal fall time		— See Figure 1		2		ns	
t _{PHZ}	Propagation delay, high-level-to-high-imp	edance output			15	20		
t _{PZH}	Propagation delay, high-impedance-to-hi	gh-level output			15	20		
t _{PLZ}	Propagation delay, low-level-to-high-impo	edance output	See Figure 2		15	20	ns	
t _{PZL}	Propagation delay, high-impedance-to-low-level output				15	20		
t _{fs}	Failsafe output delay time from input power loss		See Figure 3		12		μs	
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps NRZ data input, Same polarity input on all channels, See Figure 5		1		ns	

Also known as pulse skew
 t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



ELECTRICAL CHARACTERISTICS

 V_{CC1} and V_{CC2} at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT			i			
	ISO7240A/C/M	Quiescent			0.5	1	
	ISO7240A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN ₂ at 3 V		1	2	mA
	ISO7240C/M	25 Mbps			3	5	
	ISO7241A/C/M	Quiescent			4	7	
I _{CC1}	ISO7241A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V, EN ₂ at 3 V		4	7	
	ISO7241C/M	25 Mbps			6.5	11	
	ISO7242A/C/M	Quiescent			6	10	mA
	ISO7242A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V, EN ₂ at 3 V		6	10	
	ISO7242C/M	25 Mbps			9	14	
	ISO7240A/C/M	Quiescent			9.5	15	
	ISO7240A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN ₂ at 3 V		10	15	mA
	ISO7240C/M	25 Mbps			10.5	17	
	ISO7241A/C/M	Quiescent			8	13	
I _{CC2}	ISO7241A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V, EN ₂ at 3 V		8	13	
	ISO7241C/M	25 Mbps			11.5	18	
	ISO7242A/C/M	Quiescent			6	10	mA
	ISO7242A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V, EN ₂ at 3 V		6	10	
	ISO7242C/M	25 Mbps			9	14	
ELECTR	RICAL CHARACTERISTICS		-	ł			
I _{OFF}	Sleep mode output current		EN at V _{CC} , single channel		0		μΑ
			I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.4			
V _{OH}	High-level output voltage		$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} - 0.1			V
			I _{OL} = 4 mA, See Figure 1			0.4	V
V _{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 1			0.1	v
V _{I(HYS)}	Input voltage hysteresis				150		mV
l _{IH}	High-level input current					10	
IIL	Low-level input current		IN from 0 V or V _{CC}	-10			μA
CI	Input capacitance to ground		IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient immu	nity	$V_{I} = V_{CC}$ or 0 V, See Figure 4	25	50		kV/μs

SWITCHING CHARACTERISTICS

V_{CC1} and V_{CC2} at 3.3-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	ISO724xA		45		110	
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	150724XA				12	
t _{PLH} , t _{PHL}	Propagation delay	10070440	See Figure 1	25		56	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	– ISO724xC	See Figure 1			4	
t _{PLH} , t _{PHL}	Propagation delay	- ISO724xM		12		34	
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	150724XIVI			1	2	ns
	Channel to shannel autout skow ⁽²⁾	ISO724xA/C				3.5	
t _{sk(o)}	(o) Channel-to-channel output skew ⁽²⁾	ISO724xM			0	1	ns
t _r	Output signal rise time		See Figure 1		2		
t _f	Output signal fall time		See Figure 1		2		
t _{PHZ}	Propagation delay, high-level-to-high-impe	edance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-hig	h-level output			15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impe	dance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output				15	20	
t _{fs}	Failsafe output delay time from input power loss		See Figure 3		18		μs
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps PRBS NRZ data input, same polarity input on all channels, See Figure 5		1		ns

(1) Also referred to as pulse skew.

(2) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

PARAMETER MEASUREMENT INFORMATION



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z₀ = 50 Ω .
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms





- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform



PARAMETER MEASUREMENT INFORMATION (continued)



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .

Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



NOTE: PRBS bit pattern run length is 2¹⁶ – 1. Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 5. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform



DEVICE INFORMATION

PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	7.7			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
CIO	Barrier capacitance Input to output	V _I = 0.4 sin (4E6πt)		2		pF
CI	Input capacitance to ground	V _I = 0.4 sin (4E6πt)		2		pF

DEVICE I/O SCHEMATICS





REGULATORY INFORMATION

VDE	CSA	UL		
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program ⁽¹⁾		
File Number: Pending	File Number: Pending	File Number: E181974		

(1) Production tested \geq 3000 Vrms for 1 second in accordance with UL 1577.

THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	Junction-to-air	Low-K Thermal Resistance ⁽¹⁾	168			°C/W
θ_{JA}	Sunction-to-all	High-K Thermal Resistance		96.1		C/W
θ_{JB}	Junction-to-Board Thermal Resistance			61		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance			48		°C/W
P _D	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, \text{ T}_{J} = 150^{\circ}\text{C}, \text{ C}_{L} = 15 \text{ pF},$ Input a 50% duty cycle square wave			220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.



TYPICAL CHARACTERISTIC CURVES



TYPICAL CHARACTERISTIC CURVES (continued)





TYPICAL CHARACTERISTIC CURVES (continued)



Copyright © 2007, Texas Instruments Incorporated

APPLICATION INFORMATION



Figure 14. Typical ISO724x Application Circuit

LIFE EXPECTANCY vs. WORKING VOLTAGE



Figure 15. Time-Dependant Dielectric Breakdown Testing Results

21-Dec-2007

PACKAGING INFORMATION

Orderabl	e Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ISO724	0ADW	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240	ADWG4	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240	DADWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO72404	ADWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO724	0CDW	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240	CDWG4	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240	CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO72400	DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO724	0MDW	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240	MDWG4	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240	MDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240N	IDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO724	1ADW	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO724	IADWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO724	1CDW	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241	ICDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO724	1MDW	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241	MDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO724	2ADW	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242	2ADWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO724	2CDW	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242	2CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO724	2MDW	ACTIVE	SOIC	DW	16	49	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242	MDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

 $^{(1)}$ The marketing status values are defined as follows:





ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL BOX INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7240ADWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7240CDWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7240MDWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7241ADWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7241CDWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7241MDWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7242ADWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7242CDWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7242MDWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1



PACKAGE MATERIALS INFORMATION

19-Dec-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
ISO7240ADWR	DW	16	SITE 35	406.0	348.0	63.0
ISO7240CDWR	DW	16	SITE 35	406.0	348.0	63.0
ISO7240MDWR	DW	16	SITE 35	406.0	348.0	63.0
ISO7241ADWR	DW	16	SITE 35	406.0	348.0	63.0
ISO7241CDWR	DW	16	SITE 35	406.0	348.0	63.0
ISO7241MDWR	DW	16	SITE 35	406.0	348.0	63.0
ISO7242ADWR	DW	16	SITE 35	406.0	348.0	63.0
ISO7242CDWR	DW	16	SITE 35	406.0	348.0	63.0
ISO7242MDWR	DW	16	SITE 35	406.0	348.0	63.0

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated