

ISOFACE[™]

ISO1|811T

Isolated 8 Channel Digital Input with IEC61131-2 Type 1/2/3 Characteristics

Preliminary Data Sheet

Revision 1.0, 2011-03-18

Industrial & Multimarket

Edition 2011-03-18

Published by Infineon Technologies AG 81726 Munich, Germany © 2011 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



ISO1181	1T						
Confide	ntial						
Revision History: 2011-03-18, V1.0							
Previou	s Version: Target Data Sheet V0.1D8						
Page	Subjects (major changes since last revision)						
V1.0	Preliminary Data Sheet						





1 1.1 1.2 1.2.1 1.2.2	Pin Configuration and Functionality PDS Pin Configuration PDS Pin Functionality PDS- Pins of Sensor Interface PDS- Pins of Serial and Parallel logic Interface PDS-	6-8 10 10
2	Blockdiagram	12
3	Functional Description	13
3.1	Introduction	13
3.2	Power Supply PDS-	13
3.3	Internal Oscillator	14
3.4	Sensor Input	14
3.5	Common Error Output	16
3.6	Programmable Digital Input Filter PDS-	
3.7	Parallel Interface Mode	17
3.8	Serial Interface Mode PDS-	18
4	Standard Compliance PDS-	19
5	Electrical Characteristics	21
5.1	Absolute Maximum Ratings PDS-	21
5.2	Operating Conditions and Power Supply PDS-	22
5.3	Electrical Characteristics Input Side PDS-	24
5.4	Electrical Characteristics Microcontroller Interface PDS-	26
6	Package Outline	30





Isolated 8 Channel Digital Input with IEC61131-2 Type 1/2/3 Characteristics

Product Highlights

- Minimization of power dissipation due to constant current characteristic
- Status LED output for each input
- Digital averaging of the input signals to suppress interference pulses
- Isolation between Input and Output using Coreless
 Transformer Technology

Features

- Complete system integration (digital sensor or switch input, galvanic isolation and intelligent microcontroller or bus-ASIC interface
- 8-channel input according to IEC61131-2 (Type 1/2/3)
- Integrated galvanic isolation 500VAC (EN60664-1, UL508)
- 5/3.3V SPI and parallel micro-controller interface
- · Adjustable deglitching filters
- Up to 125 kHz sampling frequency
- Vbb under-voltage detection
- Package: TSSOP 8 x 12.5 mm

Typical Application

Programmable Logic Controllers(PLC)

Industrial PC

General Control Equipment



Description

The ISO1I811T is an electrically isolated 8 bit data input interface in TSSOP-48 package.

This part is used to detect the signal states of eight independent input lines according to IEC61131-2 Type 1/2/3 (e.g. two-wire proximity switches) with a common ground (GNDFI).

For operation in accordance with IEC61131-2, it is necessary for the device to be wired with resistors rated R_V and R_{EXT} . (it is recommended to use resistors with an accuracy of 2%, in any case < 5% - mandatory, temperature-coefficients < 200ppm are allowed)

An 8 bit parallel/serial μ C compatible interface allows to connect the IC directly to a μ C system. The input interface supports also a direct control mode and is designed to operate with 3.3/5V CMOS compatible levels.

The data transfer from input to output side is realized by the integrated Coreless Transformer Technology.





Pin Configuration and Functionality

1 Pin Configuration and Functionality

The pin configuration slightly differs for the parallel or the serial interfaces.

1.1 Pin Configuration

The ordering, type and functions of the IC pins are listed in the Table 1.

Table 1Pin Configuration

Pin	Parallel I	nterfa	ce Moo	le	Serial Interface Mode				
			Type Function		Symbol	Ctrl.	Туре	Function	
1	GND		А	Logic Ground	GND				
2	SEL	Ι	PD	Serial Parallel Mode Select	SEL				
3	n.c			not connected	n.c.				
4	ROSC		А	Clock Frequency Adjustment	ROSC				
5	VCC		А	Positive 5/3.3V logic supply	VCC				
6	ERR	0	D, PU	Error output	ERR				
7	GND		А	Logic Ground	GND				
3	D0	0	PPZ	Data output bit0	SDI	I	PD	SPI Data input	
9	D1	0	PPZ	Data output bit1	GND				
10	D2	0	PPZ	Data output bit2	GND				
11	D3	0	PPZ	Data output bit3	GND				
12	D4	0	PPZ	Data output bit4	GND				
13	D5	0	PPZ	Data output bit5	SCLK	I	PD	SPI Shift Clock input	
14	D6	0	PPZ	Data output bit6	GND				
15	D7	0	PPZ	Data output bit7	SDO	0	PPZ	SPI Data output	
16	CS	I	PU	Chip Select	CS				
17	RD	Ι	PU	Data Read Input	n.c.			not connected	
18	GND		А	Logic Ground	GND				
19	DS0	I	PD	Filter Select Input 0	DS0				
20	DS1	I	PD	Filter Select Input 1	DS1				
21	GND		А	Logic Ground	GND				
22	n.c.			not connected	n.c.				
23	n.c.			not connected	n.c.				
24	GND		А	Logic Ground	GND				
25	GNDBB		А	Input Ground	GNDBB				
26	VBB		А	Positive input supply voltage	VBB				
27	IOL		А	Input 0 Low, LED Out	IOL				
28	IOH		А	Input 0 High	IOH				
29	I1L		А	Input 1 Low, LED Out	I1L				
30	I1H		А	Input 1 High	I1H				
31	GNDBB		А	Input Ground	GNDBB				
32	I2L		А	Input 2 Low, LED Out	I2L				



ISO1I811T

Pin Configuration and Functionality

Pin Parallel Interface Mode				Serial Interface Mode						
	Symbol	1) Ctrl Type		Function	Symbol	Ctrl.	Туре	Function		
3	I2H		А	Input 2 High	I2H					
4	I3L		А	Input 3 Low, LED Out	I3L					
5	I3H		А	Input 3 High	I3H					
6	TS		А	Sensor Type 1/2/3 Select	TS					
57	GNDBB		А	Input Ground	GNDBB					
8	n.c.			not connected	n.c.					
39	I4L		А	Input 4 Low, LED Out	I4L					
-0	I4H		А	Input 4 High	I4H					
1	15L		А	Input 5 Low, LED Out	I5L					
2	15H		А	Input 5 High	15H					
3	GNDBB		А	Input Ground	GNDBB					
4	16L		А	Input 6 Low, LED Out	I6L					
5	16H		А	Input 6 High	16H					
6	I7L		А	Input 7 Low, LED Out	I7L					
7	17H		А	Input 7 High	I7H					
8	GNDBB		А	Input Ground	GNDBB					

1) Direction of the pin: I = input, O = output, IO = Input/Output

2) Type of the pin: A = analog, D = Open-Drain, PU = internal Pull-Up resistor, PD = internal Pull-Down resistor, PPZ = Push-Pull pin with High-Impedance functionality





Pin Configuration and Functionality



Figure 1 TSSOP-48 Pinout for Parallel and Serial Interface

1.2 Pin Functionality

The meaning and the functions of the IC pins are described below.

1.2.1 Pins of Sensor Interface

VBB (Positive supply 9.6-35V sensor supply)

VBB supplies the sensor input stage.

GNDBB (Ground for VBB domain)

This pin acts as the ground reference for the sensor input stage that is supplied by VBB.

I0H... I7H (Input channel 0 ... 7)

Sensor inputs with current sink characteristic according IEC61131-2 Type 1/2/3 which has been selected by pin TS

I0L... I7L (LED output channel 0 ... 7)

This pin provides the output signal to switch on the LED if the input voltage and current has been detected as "High" according the selected Type.

TS (Type Select)

By connecting a resistor between TS and GNDBB the sensor type (Type 1/2/3) can be selected (refer to **Table 9** for corresponding resistor value). This pin is for static configuration (pin-strapping). The input voltage must not change during operation.



Pin Configuration and Functionality

1.2.2 Pins of Serial and Parallel logic Interface

Some pins are common for both interface types, some others are specific for the parallel or serial access.

VCC (Positive 3.3 / 5V logic supply)

VCC supplies the output interface that is electrically isolated from the sensor input stage. The interface can be supplied with 3.3 / 5V.

GND (Ground for VCC domain)

This pin acts as the ground reference for the uC-interface that is supplied by VCC.

ROSC (Clock Adjustment)

A high precision resistor has to be connected between ROSC and GND to guarantee the frequency accuracy of the sampling clock.

ERR (Error Output)

The low active ERR signal contains the OR-wired information of the sensor input missing voltage (MV) detection and the internal data transmission failure detection unit. The output pin ERR provides an open drain functionality. A current source is also connected to the pin ERR. In normal operation the signal ERR is high. See Section 3.5 for more details.

DS0, DS1 (Filter Select)

When pulling those pins to VCC or to GND, the internal filter delay can be selected (see **Table 10**). These pins are for static configuration (pin-strapping). The input voltage must not change during operation.

CS (Chip Select)

When this pin is in a logic Low state, the IC interface is enabled and data can be transferred.

SEL (Serial or Parallel Mode Select)

When this pin is in a logic High state, the IC operates in Serial Mode. For Parallel Mode operation the pin has to be pulled in logic Low state. This pin has an internal Pull-Down resistor.

The following pins are provided by the parallel interface

D7:D0 (Data output bit7 ... bit0)

The pins D0 .. D7 are the outputs for data read.

RD (Read Select)

By pulling this pin down, a read transaction is initiated on the data bus and the data becomes valid.

The following pins are provided by the serial interface

SCLK (Serial interface shift clock)

Output data is updated with the falling edge of this input clock signal.

SDI (Serial interface input data)

SDI is put into a FIFO dedicated to the sensor data bits (no internal registers Write operation supported, only daisy chain). Input data is sampled with the rising edge of SCLK.

SDO (Serial interface data)

SDO provides the sensor data bits.



ISO1I811T

Blockdiagram

2 Blockdiagram







3 Functional Description

The ISO1I811T is an electrically isolated 8 bit data input interface. This part is used to detect the signal states of eight independent input lines according to IEC61131-2 Type 1/2/3 (e.g. two-wire proximity switches) with a common ground (GNDBB).

3.1 Introduction

The current in the input circuit is determined by the switching element in state "0" and by characteristics of the input stage in state "1".

The octal input device is intended for a configuration comprising two specified external resistors per channel, as shown in the block diagram. As a result the power dissipation within the package is at a minimum.

The voltage dependent current through the external resistor R_{EXT} is compensated by a negative differential resistance of the current sink across pins IxH and IxL, therefore input INx behaves like a constant current sink.

The comparator assigns level 1 or 0 to the voltage present at input I. To improve interference protection, the comparator is provided with hysteresis. A status LED is connected in series with the input circuit (R_{EXT} and current sink).

If no LED is used an external resistor of $2 k\Omega$ should be connected between IxL and GNDBB. The specified switching thresholds may change if the resistor is used.

The LED drive short-circuits the status LED if the comparator detects "0". A constant current sink in parallel with the LED reduces the operating current of the LED, and a voltage limiter ensures that the input circuit remains operational if the LED is interrupted. The specified switching thresholds may change if the LED is interrupted.

For each channel an adjustable digital filter is provided which samples the comparator signal at a rate selected by the pins DS0 and DS1. The digital filter is designed to provide averaging characteristics. If the input value remains the same for the selected number of sampling values than, the output changes to the corresponding state.

The control interface is compatible to standard microcontrollers. Furthermore a direct control mode can be selected that allows the direct control of the outputs D0...D7 by means of the inputs I0H...I7H without any additional logic signal. The μ C compatible interfaces allow a direct connection to the ports of a microcontroller without the need for other components. The diagnostic logic on the chip monitors the internal data transfer as well as the sensor input supply. The information is send via the internal coreless transformer to the pin $\overline{\text{ERR}}$ at the input interface

3.2 Power Supply

The IC contains 2 electrically isolated voltage domains that are independent from each other. The microcontroller interface is supplied via pin VCC and the input stage is supplied via pin VBB. The different voltage domains can be switched on at different time. **Figure 3** shows the Start Up behaviour if both voltage domains are powered by an external power supply. If the VCC and VBB voltage have reached their operating range and the internal data transmission have been started successfully, the IC indicates the end of the Start Up procedure by setting the pin ERR to logic high.





Figure 3 Start-Up

3.3 Internal Oscillator

An external resistor has to be connected to ROSC pin and allows the adjustment of the frequency as shown in **Figure 4**.



Figure 4 Internal Frequency Setting at ROSC

The internal oscillator provides the scan clock for the sampling of the sensor data as well as the internal digital averaging filters. Therefore the filter times as defined in the **Table 10** for the typical frequency of 125 KHz will change accordingly. As an example, it is possible to define filter time longer than 20 ms by reducing the internal oscillator frequency.

3.4 Sensor Input

The sensor input structure is shown in **Figure 5**. Due to its active current a V-I-characteristic as shown in **Figure 6** is maintained. This V-I-curve is well within the IEC 61131 standard requirements of Type 1 and Type 3 sensors, respectively. Type 2 sensors are supported as well with the restriction that 2 input channels have to be used in parallel i.e. only only 4 channels are available.

It is recommended to choose for the external resistors Rext, RV, RLED an accuracy of 2 % (< 5% is mandatory) otherwise the V/I-characteristic shown in **Figure 6** cannot be guaranteed.













3.5 Common Error Output

The input (VBB) missing voltage status which is transmitted via the integrated coreless transformer to the output block and the internal data transmission monitoring information are evaluated in the common error output block, see **Figure 7**.

In case of an internal data transmission error the data bits are replaced by the last valid transmission. Moreover, if four consecutive erroneous data transmissions (TE1=1, see **Figure 7**) occur, an internal error signal TE4 (see **Figure 7**) is set. The average filters are reset. This status is held until four consecutive error-free transmissions (TE1=0) occur. An example timing diagram is shown in **Figure 7**. The internal W4S (Wait for Sense) signal indicates whether the Sense Input interface is operating properly or not.

This internal error signal is OR-wired with the current VBB missing voltage status. Since the output error signal is low-active, the OR-wired result is negated.

The output stage at pin ERR has an open drain functionality with a pull-up resistor. See **Table 12** for the electrical characteristics.



Figure 7 Common Error Output

3.6 Programmable Digital Input Filter

The sensor data bits can be filtered by a configurable digital input filter. If selected, the filter changes its output according to an averaging rule with a selectable average length. When the sensor state changes without any spikes and noise the change is delayed by the averaging length. Sensor spikes that are shorter than the averaging length are suppressed. **Figure 8** shows the behavior of the filter.





The averaging length is selected using the configuration pins DS0 and DS1. See **Table 10** for the different setting options including filter bypass. The filters are dimensioned for the nominal internal sampling $f_{scannom}$. The corresponding filter delays can be adjusted by changing the oscillator frequency i.e. by tuning the resistor at the ROSC pin.



3.7 Parallel Interface Mode

The ISO1I811T contains a parallel interface that can be selected by pulling the SEL Pin to logic low state. It can be directly controlled by the microcontroller output ports. (Figure 9, left side). The output pins D7:D0 are in state "Z" as long as \overline{CS} =1. Otherwise, new sensor data bits bits are sampled with the falling edge of \overline{RD} and provided at pins D7:D0.

The parallel interface can also be switched over to a direct control mode to observe continously the changes of the inputs I0H ... I7H by means of the corresponding outputs D7:D0 without additional logic signals. To activate the parallel direct control mode pin \overline{CS} and pin \overline{RD} have to be connected both to ground (permanently as in Figure 9, right side or by the microcontroller ports). The Direct Control Mode is entered when at least \overline{CS} and \overline{RD} are held low for t_{direct} (Table 14).



Figure 9 Parallel Bus Configuration for µC-Control-Mode (left) or Direct Control Mode (right)

The timing requirements for the parallel interface are shown in Figure 10 and in Table 14.



Figure 10 Parallel Bus Timing



3.8 Serial Interface Mode

The ISO1I811T contains a serial interface that can be activated by pulling the SEL pin to logic High state. It can be directly controlled by the microcontroller output ports. The output pin SDO is in state "Z" as long as \overline{CS} =1. Otherwise, the bits are sampled with the falling edge of \overline{CS} . With every falling edge of SCLK the bits are provided serially to the pin SDO, respectively. At the same time, the input to SDI is put into an 8bit FIFO buffer sampled with the rising edge of SCLK. When all 8 internally sampled bits from SDI input have been put to SDO, the buffered bits are provided to these pins (Daisy Chain Mode).





Figure 11 Serial Bus Timing

Several SPI topologies are supported: pure bus topology and daisy-chain (Figure 12). Of course independent individual control with dedicated SPI controller interfaces for each slave IC are possible, as well.



Figure 12 Example SPI Topologies



Standard Compliance

4 Standard Compliance

The ISO1I811T allows the design of a sensor interface compliant with the standard requirements listed below: System Insulation Characteristics as shown in Table 3,

System Maximum Ratings as shown in Table 2.

There requirements are valid for an application using the ISO1I811T including external circuitry (as proposed in **Figure 13**), not for the IC alone.

Note: When the IC is not supplied, probing of the digital input interface is still possible due to the external circuitry, *i.e.* the 12k resistor and the LED. In addition to the current through the LED a small current I_{IXH} flows through the pins IxH and IxL.



Figure 13 Recommended Application Circuit

Table 2 System Absolute Maximum Ratings

Parameter	Symbol		Values			Note /
		Min.	Тур.	Max.		Test Condition
Field Input Voltage Overvoltage 1300 ms	V _{Flov}	-45		+45	V	
Input Voltage INx	V _{INx}	-45		+45	V	



Figure 14 System Insulation Characteristics



ISO1I811T

Standard Compliance

Table 3 System Insulation Characteristics

Parameter	Symbol		Values	S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Climatic Classification			tbd		°C/°C/ days	
Pollution Degree (DIN VDE 0110/1.89, DIN EN 60664-1)			2			
Minimum External Clearance	CLR	6.7			mm	
Minimum External Creepage	CPG	6.2			mm	
Comparative Tracking Index	CTI	550			V	
Maximum Working Insulation Voltage	V _{ISO}	500			V _{AC}	1 min duration ¹⁾
Approval UL1577						Pending
Approval CSA						Pending
Approval EN61131-2						Pending

1) not subject to production test, verified by characterization



5 Electrical Characteristics

This section comprises:

- Operating Conditions and Power Supply (see Section 5.2)
- Electrical Characteristics Input Side (see Section 5.3)
- Electrical Characteristics Microcontroller Interface (see Section 5.4)

Tolerance values always contain the sum of process-related tolerance values and tolerance-values based on the temperature drift within the specified temperature range.

5.1 Absolute Maximum Ratings

All voltages at pins 25 to 48 are measured with respect to ground GNDBB. All voltages at pins 1 to 24 are measured with respect to GND. The voltage levels are valid if other ratings are not violated. The two voltage domains VCC, GND and VBB, GNDBB are internally electrically isolated.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only for functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Symbol	Value		Unit	Note /	
		Min.	Max.		Test Condition	
Continuous Voltage at pin VBB	V _{VBB}	-0.3	45	V	Power Dissipation must not exceed max-value	
Peak Voltage VBB, Overvoltage 500 ms	V _{VBB}	-0.3	45	V		
Supply Voltage VCC	V _{VCC}	-0.3	6.5	V		
Continuous Voltage at logic pins 1 - 24 (except VCC and GND pins)	V _{LOG}	-0.3	6.5	V		
Continuous Voltage at pin TS		-0.3	6.5	V		
Junction Temperature	TJ	-40	150	°C		
Storage Temperature	Τ _s	-50	150	°C		
Power Dissipation	P _{tot}		800	mW		
Input Voltage Range	V _{IxH}	-45	45	V		
Input Voltage Range	V _{IxL}	-0.3	5	V		
Error Pin Sink Current (ERR=0)	I _{ERRsink}		5	mA	$V_{ERR} < 0.25 \cdot V_{VCC}$	
Electrostatic discharge voltage (Human Body Model) according to JESD22-A114-B	V _{ESD}	-	-	2.5	kV	
Electrostatic discharge voltage (Charge Device Model) according to ESD STM5.3.1 - 1999	V _{ESD}	-	-	1.5	kV	

Table 4 Absolute Maximum Ratings



5.2 Operating Conditions and Power Supply

For proper operation of the device, absolute maximum rating (**Section 4**) and the parameter ranges in **Table 5** must not be violated. Exceeding the limits of operating condition parameters may result in device malfunction or spec violations. The power supply pins VBB and VCC have the characteristics given in **Table 7**.

Table 5Operating Range

Parameter	Symbol	Value		Unit	Note / Test Condition	
at T _j = -40 125°C		Min. Max.				
Supply Voltage Logic VCC	V _{VCC}	2.85	5.5	V	related to GND	
Supply Voltage Senses VBB	V _{VBB}	9.6	35	V	related to GNDBB	
Ambient Temperature	T _A	-40	85	V		
Junction Temperature	TJ	-40	125	°C		
Common Mode Transient	dV _{ISO} /dt	-25	25	kV/μs		
Magnetic Field Immunity	H _{IM}	30		A/m	IEC61000-4-8	

Table 6 Thermal Characteristics

Parameter	Symbol	Limit Values		Unit	Note /	
at T _j = -40 125°C, V _{bb} =9.635V, V _{CC} =2.855.5V, unless otherwise specified		Min.	Max.		Test Condition	
Thermal resistance junction - case top	R _{thJC_Top}		15.0.	K/W	measured on top side) ¹⁾	
Thermal resistance junction - case bottom	R _{thJC_Bot}		13.8.	K/W) ¹⁾	
Thermal resistance junction - pin	R _{thJP}		11.8	K/W) ¹⁾	
Thermal resistance @ 2 cm ² cooling area ²⁾ (thermal conductance only by radiation and free convection)	R _{th(JA)}		88.6	K/W) ¹⁾	

1) not subject to production test, specified by design

Device on 50 mm x 50 mm x 1.5 mm epoxy PCB FR4 with 2 cm² (one layer, 35 μm thick) copper area. PCB is vertical without blow air.

Parameter	Symbol		Values	S	Unit	Note / Test Condition
at T_j = -40 125°C, V_{bb} =9.635V, V_{CC} =2.855.5V, unless otherwise specified		Min.	Тур.	Max.		
VBB UVLO startup threshold	V _{VBBon}			9.6	V	
VBB UVLO shutdown threshold	V _{VBBoff}	8.0			V	
VBB UVLO Hysteresis	V _{VBBhys}		1		V	
VBB missing voltage OFF (MV) threshold	V _{VBBmvoff}			13.9	V	
VBB missing voltage ON (MV) threshold	V _{VBBmvon}	12.1			V	
Glitch filters for VBB missing voltage and undervoltage	T _{VBBfil}		40		μs) ¹⁾
Undervoltage Current for VBB	I _{VBBuv}		3.5		mA	V _{VBB} < V _{VBBon}

Table 7 Electrical Characteristics of the Power Supply Pins



Electrical Characteristics of the Power Supply Pins (cont'd) Table 7

Parameter	Symbol		Values	5	Unit	Note /
at T _j = -40 125°C, V _{bb} =9.635V, V _{CC} =2.855.5V, unless otherwise specified		Min.	Тур.	Max.		Test Condition
Quiescent Current VBB	I _{VBBq}		5		mA	V _{VBB} = 24 V, I _{INx} = 0 VCC = 0V
Undervoltage Current for VBB	I _{VBBuv}		3.5		mA	V _{VBB} < V _{VBBon}
Startup Delay (time between VBBon/VCCon and ERR high)	t _{ERRstart}		130		μs	Digital Filter bypassed) ¹⁾
Startup Delay (time between VBBon/VCCon and first data output)	t _{VXXon}		130		μs	Digital Filter bypassed) ¹⁾
VCC UVLO startup threshold	V _{VCCon}			2.85	V	
VCC UVLO shutdown threshold ²⁾	V _{VCCoff}	2.5			V	
VCC UVLO threshold hysteresis	V _{VCChys}		0.1		V	
Quiescent Current VCC	I _{VCCq}		5.5		mA	V_{VCC} = 5 V, V_{VBB} = 0V) ¹⁾
Quiescent Current VCC	I _{VCCq}		3.0		mA	V _{VCC} = 3.3 V, V _{VBB} = 0V) ¹⁾

1) valid for $f_{scantyp} = 100 kHz$ 2) Note that the specified operation of the IC requires V_{VCC} as given in Table 5



5.3 Electrical Characteristics Input Side

The electrical characteristics of the input side (pins 1-24) are given in **Table 8**. Note that some parameters refer to IN0 to IN7 which are nodes of external circuitry (see **Figure 5** or **Figure 13**). Electrical characteristics with respect to these nodes are given for the system including the external circuitry and not for the IC alone.

See also Figure 6 for the different threshold parameters.

Table 8Sensors Inputs

Parameter	Symbol		Values	S	Unit	Note / Test Condition
at T _j = -40 125°C, V _{bb} =9.635V, V _{CC} =2.855.5V, unless otherwise specified		Min.	Тур.	Max.		
Sink Current Limit at Saturation Edge Type 1/3	I _{INxsnkC13}	2.3			mA	V _{VBB} =V _{VBBon} , V _{INx} =6.7V, V _{IxL} =1.2V
Sink Current Limit at Saturation Edge Type 2	I _{INxsnkC2}	3.3			mA	$V_{VBB}=V_{VBBon},$ $V_{INx}=6.7V, V_{IxL}=1.2V$
Sink Current Limit at Maximum Input Voltage Type 1/3	I _{INxsnkM13}			3.4	mA	V _{VBB} =35V, V _{INx} =30V, V _{IxL} =2.5V
Sink Current Limit at Maximum Input Voltage Type 2	I _{INxsnkM2}			4.8	mA	V _{VBB} =35V, V _{INx} =30V, V _{IxL} =2.5V
LED Supply Current at Maximum Input Voltage, Type 1/3	I _{IxLmax}	2.1		3.1	mA	V _{VBB} =35V, V _{INx} =30V, V _{IxL} =2.5V
LED Supply Current at Maximum Input Voltage, Type 2	I _{IxLmax}	3.1		4.5	mA	V _{VBB} =35V, V _{INx} =30V, V _{IxL} =2.5V
LED Supply Current at High Threshold Type 3	I _{IxL1}	1.5		2.5	mA	V _{VBB} =V _{VBBon} , V _{INx} =11V, V _{IxL} =2.5V
LED Supply Current at High Threshold Type 2	I _{IxL2}	2.3		3.6	mA	$V_{VBB}=V_{VBBon},$ $V_{INX}=11V, V_{IXL}=2.5V$
LED Supply Current at High Threshold Type 1	I _{IxL3}	1.6		2.6	mA	$V_{VBB}=V_{VBBon},$ $V_{INX}=15V, V_{IXL}=2.5V$
LED Voltage	V _{FLED}	1.9		3.0	V) ¹⁾
Sense Voltage Switching Threshold, L→H (Type 1)	V _{INxDset(1)}			15		V _{VBB} =24V V _{IxL} =2.5V) ²⁾
Sense Voltage Switching Threshold H→L (Type 1)	V _{INxDclr(1)}	11				V _{VBB} =24V V _{IxL} =2.5V) ²⁾
Hysteresis H⇔L (Type 1)	V _{INxDhys(1)}		1			
Sense Voltage Switching Threshold L→H (Type 2)	V _{INxDset(2)}			11		$V_{VBB}=24V$ $V_{IxL}=2.5V)^{2)}$
Sense Voltage Switching Threshold H→L (Type 2)	V _{INxDclr(2)}	7				$V_{VBB}=24V$ $V_{IxL}=2.5V)^{2)}$
Hysteresis H⇔L (Type 2)	V _{INxDhys(2)}		0.65			
Sense Voltage Switching Threshold L→H (Type 3)	V _{INxDset(3)}			11		V _{VBB} =24V V _{IxL} =2.5V) ²⁾
Sense Voltage Switching Threshold H→L (Type 3)	V _{INxDclr(3)}	7				V_{VBB} =24V V_{IxL} =2.5V) ²⁾



Table 8 Sensors Inputs (cont'd)

Parameter	Symbol	Values		Unit	Note /	
at $T_j = -40 \dots 125^{\circ}$ C, $V_{bb}=9.6\dots35$ V, $V_{CC}=2.85\dots5.5$ V, unless otherwise specified		Min.	Тур.	Max.		Test Condition
Hysteresis H↔L (Type 3)	V _{INxDhys(3)}		0.7			
Input Sink Current when V_{VBB} =0	I _{IxHq}		300		μA	V _{VBB} =0V V _{IxH} =30V, IxI = open

1) not subject to production test, specified by design

2) clamped to 2.5V if "logic 1", internally limited if logic "0"

Table 9 Setting at the Configuration Pin TS

Parameter	Symbol		Value	S	Unit	Note /	
at $T_j = -40 \dots 125^{\circ}C$, $V_{bb}=9.6\dots35V$, $V_{CC}=2.85\dots5.5V$, unless otherwise specified		Min.	Тур.	Max.		Test Condition	
TS Pull-Down Resistance for Type 1 Selection	R _{TSpd1}		33		Ω) ¹⁾	
TS Pull-Down Resistance for Type 2 Selection	R _{TSpd2}		33		kΩ	2)1)	
TS Pull-Down Resistance for Type 3 Selection	R _{TSpd3}		330		kΩ) ¹⁾	
Max. TS Pin Load Capacitance	C _{TSmax}			20	pF) ¹⁾	

1) required for operation

2) Only 4 channels can be used for this case.



5.4 Electrical Characteristics Microcontroller Interface

Timing characteristics refer to C_L < 50 pF and R_L > 10 k\Omega.

Table 10	Sensor Scanning and Averaging	
		_

Parameter	Symbol		Values	S	Unit	Note /	
at $T_j = -40 \dots 125^{\circ}C$, $V_{bb}=9.6\dots 35V$, $V_{CC}=2.85\dots 5.5V$, unless otherwise specified		Min.	Тур.	Max.		Test Condition	
Scan Frequency Range	f _{scanrge}	50		150	kHz) ¹⁾ refer to Figure 4	
Input Scan Propagation Delay	t _{ctdelay}		40		μs	applies equally to a channels) ²⁾	
Filter Bypass delay	t _{bypass}		10		μs) ²⁾	
Input Scan Jitter	Δt_{scan}			tbd	μs) ²⁾	
Input Scan Processing Delay	t _{delay}		60		μs) ²⁾	
Digital Filter Monitoring Time N=125 _D	t _{FILT01}		1.0		ms	DS0=L, DS1=H) ²⁾	
Digital Filter Monitoring Time N=400 _D	t _{FILT02}		3.2		ms	DS0=H, DS1=L) ²⁾	
Digital Filter Monitoring Time N=1248 _D	t _{FILT03}		10.0		ms	DS0=L, DS1=L) ²⁾	
Digital Filter Monitoring Time Filter is Bypassed	t _{FILToff}		10		μs	DS0=H, DS1=H) ²⁾	

1) not subject to production test, specified by design

2) valid for $f_{scantyp} = 100 kHz$

Table 11 Setting at the Configuration Pin (CLKADJ) see also Figure 4

Parameter	Symbol		Values			Note /
at T_j = -40 125°C, V _{bb} =9.635V, V _{CC} =2.855.5V, unless otherwise specified		Min.	Тур.	Max.		Test Condition
ROSC Resistance to GND	R _{osc}	73.2		221	kΩ	E96 resistor
ROSC Pin Regulated Voltage	V _{ROSCreg}		1.2		V	
Max. ROSCPin Load Capacitance	C _{ROSCmax}			5	pF) ¹⁾

1) required for operation

Table 12Error Pin (ERR)

Parameter	Symbol Values				Unit	Note /
at $T_j = -40 \dots 125^{\circ}$ C, $V_{bb}=9.6\dots35$ V, $V_{CC}=2.85\dots5.5$ V, unless otherwise specified		Min.	Тур.	Max.		Test Condition
Error Pin Pull-Up Resistance (ERR=1)	R _{ERRpu}		50		kΩ	
Maximum Switching Frequency (ERR	f _{sw}	10		125	kHz) ¹⁾
Error Pin low voltage	V _{ERROL}			$0.25 \cdot V_{VCC}$	V	I _{FIOL} = 5mA



1) not subject to production test, specified by design

Table 13 Logical Pins (RD, DS0/1, CS, D7:D0, SCLK, SDO, SDI, SEL)

Parameter	ameter Symbol Values		S	Unit	Note /	
at $T_j = -40 \dots 125^{\circ}$ C, $V_{bb}=9.6\dots 35$ V, $V_{CC}=2.85\dots 5.5$ V, unless otherwise specified		Min.	Тур.	Max.		Test Condition
Input Voltage High Level	V _{IH}	0.7·V _{VCC}		V _{VCC} +0.3	V	
Input Voltage Low Level	V _{IL}	-0.3		0.3·V _{VCC}	V	
Input Voltage Hysteresis	V _{lhys}		100		mV	
Output Voltage High Level	V _{OH}	0.75·V _{VCC}		1·V _{VCC}	V	I _{OH} = 5mA
Output Voltage Low Level	V _{OL}	0		0.25·V _{VCC}	V	I _{OL} = 5mA

Table 14 Parallel Interface

Parameter	Symbol		Values	s	Unit	Note / Test Condition
at $T_j = -40 \dots 125^{\circ}C$, $V_{bb}=9.6\dots35V$, $V_{CC}=2.85\dots5.5V$, unless otherwise specified		Min.	Тур.	Max.		
Input Pull Up Resistance (RD, CS)	R _{PU}		50		kΩ	
Read Request Frequency	f _{RD}	0.06 ¹⁾		9	MHz	repeated read access
Read Request Period (1/f _{RD})	t _{RD}	110		15000 ²⁾	ns	during \overline{CS} = low
$\overline{\text{CS}}$ Setup time (falling edge of $\overline{\text{CS}}$ to falling edge of $\overline{\text{RD}}$)	t _{CSS}	55			ns	
$\overline{\text{CS}}$ Disable time (minimum $\overline{\text{CS}}$ high time between two accesses)	t _{CSD}	35			μs	
D7:D0 Output disable time	t _{float}			60 80	ns	VCC = 3.3V VCC = 5.0V
D0-7 Output Valid (by Read)	t _{valid}			55 55	ns	VCC = 3.3V VCC = 5.0V
/RD Low duration (by Read)	t _{RDlow}	55			ns	
Waiting Time for CS=RD=0 until transparent mode is entered	t _{direct}	30			μs) ^{1) 3)}

1) Minimum value to guarantee that the direct control mode is not entered, see also t_{RD} and t_{direct}

2) After 15 μs the interface may enter the direct control mode, see also t_{DIMO}

3) not subject to production test, specified by design

Table 15 Serial Interface

Parameter	Symbol Values				Unit	Note /
at $T_j = -40 \dots 125^{\circ}$ C, $V_{bb}=9.6\dots 35$ V, $V_{CC}=2.85\dots 5.5$ V, unless otherwise specified		Min.	Тур.	Max.		Test Condition
Input Pull Up Resistance (\overline{CS})	R _{PU}		50		kΩ	
Input Pull Down Resistance (SCLK, SDI)	R _{PD}		50		kΩ	



Table 15 Serial Interface (cont'd)

Parameter	Symbol		Value	s	Unit	Note / Test Condition
at $T_j = -40 \dots 125^{\circ}$ C, $V_{bb}=9.6\dots 35$ V, $V_{CC}=2.85\dots 5.5$ V, unless otherwise specified		Min.	Тур.	Max.		
Serial Clock Frequency	f _{SCLK}			9 10	MHz	VCC = 3.3V VCC = 5.0V
Serial Clock Period (1/f _{SCLK})	t _{SCLK}	110 100			ns	VCC = 3.3V VCC = 5.0V
Serial Clock High Period	t _{SCLKH}	55 50			ns	VCC = 3.3V VCC = 5.0V
Serial Clock Low Period	t _{SCLKL}	55 50			ns	VCC = 3.3V VCC = 5.0V
Data setup time (required time SDI to rising edge of SCLK)	t _{SU}	5			ns	
Data hold time (rising edge of SCLK to SDI)	t _{HD}	15			ns	
Minimum \overline{CS} Hold time (rising edge of SCLK to rising edge of \overline{CS})	t _{CSH}	40			ns	
Minimum \overline{CS} Disable time (\overline{CS} high time between two accesses)	t _{CSD}	24			μs) ¹⁾
CS falling edge to SDO output valid time	$t_{\text{CS}_\text{valid}}$	50			ns	
/CS falling edge to first rising SCLK edge	t _{SCLK_su}	80			ns	
SCLK falling edge to SDO output valid time	$t_{\text{SCLK}_\text{valid}}$			80 70	ns	VCC = 3.3V VCC = 5.0V
Minimum SDO Output disable time	t _{float}			50 65	ns	VCC = 3.3V VCC = 5.0V

1) valid for $f_{scantyp} = 100 \text{kHz}$



ISO1I811T

Electrical Characteristics



Package Outline

ISO1I811T

6 Package Outline



Figure 6-1 Package Outline TSSOP-48 (tie bar not drawn in outline)

Notes

- 1. You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.
- 2. Dimensions in mm.

www.infineon.com

Published by Infineon Technologies AG