


### Application

- Brushed Motor drive applications
- BLDC Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters

HEXFET® Power MOSFET



$V_{DSS}$	<b>40V</b>
$R_{DS(on)\ typ.}$	<b>0.50mΩ</b>
<b>max</b>	<b>0.65mΩ</b>
$I_D$ (Silicon Limited)	<b>557A①</b>
$I_D$ (Package Limited)	<b>360A</b>



G	D	S
Gate	Drain	Source

Base Part Number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRL40SC228	D2PAK-7Pin	Tape and Reel Left	800	IRL40SC228




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature

**Absolute Maximum Rating**

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	557①	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	393①	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Wire Bond Limited)	360	
$I_{DM}$	Pulsed Drain Current ②	1440⑩	
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	416	W
	Linear Derating Factor	2.8	W/ $^\circ C$
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$T_J$	Operating Junction and	-55 to + 175	$^\circ C$
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

**Avalanche Characteristics**

$E_{AS}$ (Thermally limited)	Single Pulse Avalanche Energy ③	1275	mJ
$E_{AS}$ (Thermally limited)	Single Pulse Avalanche Energy ⑨	2150	
$I_{AR}$	Avalanche Current ②	See Fig 15, 16, 23a, 23b	A
$E_{AR}$	Repetitive Avalanche Energy ②		

**Thermal Resistance**

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑧	—	0.36	$^\circ C/W$
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient *	—	62	

**Static @  $T_J = 25^\circ C$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.031	—	V/ $^\circ C$	Reference to $25^\circ C, I_D = 5mA$ ②
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	0.50	0.65	$m\Omega$	$V_{GS} = 10V, I_D = 100A$ ⑤
		—	0.60	0.90		$V_{GS} = 4.5V, I_D = 50A$ ⑤
$V_{GS(th)}$	Gate Threshold Voltage	1.0	—	2.4	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	1.0	$\mu A$	$V_{DS} = 40 V, V_{GS} = 0V$
		—	—	150		$V_{DS} = 40V, V_{GS} = 0V, T_J = 125^\circ C$
$I_{GS}$	Gate-to-Source Forward Leakage	—	—	100	$nA$	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
$R_G$	Gate Resistance	—	2.2	—	$\Omega$	


**Notes:**







- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 360A. Note that Current imitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{Jmax}$ , starting  $T_J = 25^\circ C$ ,  $L = 0.146mH$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 100A$ ,  $V_{GS} = 10V$ .
- ④  $I_{SD} \leq 100A$ ,  $di/dt \leq 1008A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_J \leq 175^\circ C$ .
- ⑤ Pulse width  $\leq 400\mu s$ ; duty cycle  $\leq 2\%$ .
- ⑥  $C_{oss}$  eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑦  $C_{oss}$  eff. (ER) is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑧  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ C$ .
- ⑨ Limited by  $T_{Jmax}$ , starting  $T_J = 25^\circ C$ ,  $L = 1mH$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 65A$ ,  $V_{GS} = 10V$ .
- ⑩ Pulse drain current is limited to 1440A by source bonding technology.
- \* When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994: <http://www.infineon.com/technical-info/appnotes/an-994.pdf>


**Dynamic Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	264	—	—	S	$V_{DS} = 10\text{V}$ , $I_D = 100\text{A}$
$Q_g$	Total Gate Charge	—	205	307	nC	$I_D = 100\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	57	—		$V_{DS} = 20\text{V}$
$Q_{gd}$	Gate-to-Drain Charge	—	104	—		$V_{GS} = 4.5\text{V}$ ⑤
$Q_{sync}$	Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )	—	101	—		
$t_{d(on)}$	Turn-On Delay Time	—	67	—	ns	$V_{DD} = 20\text{V}$
$t_r$	Rise Time	—	210	—		$I_D = 30\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	222	—		$R_G = 2.7\Omega$
$t_f$	Fall Time	—	176	—		$V_{GS} = 4.5\text{V}$ ⑤
$C_{iss}$	Input Capacitance	—	19680	—	pF	$V_{GS} = 0\text{V}$
$C_{oss}$	Output Capacitance	—	2305	—		$V_{DS} = 25\text{V}$
$C_{rss}$	Reverse Transfer Capacitance	—	1575	—		$f = 1.0\text{MHz}$ , See Fig.7
$C_{oss\ eff.(ER)}$	Effective Output Capacitance (Energy Related)	—	2690	—		$V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V}$ to $32\text{V}$ ⑦
$C_{oss\ eff.(TR)}$	Output Capacitance (Time Related)	—	3390	—		$V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V}$ to $32\text{V}$ ⑥


**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	557①	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ②	—	—	1440⑩		
$V_{SD}$	Diode Forward Voltage	—	—	1.2	V	$T_J = 25^\circ\text{C}$ , $I_S = 100\text{A}$ , $V_{GS} = 0\text{V}$ ⑤
$dv/dt$	Peak Diode Recovery $dv/dt$ ④	—	2.0	—	V/ns	$T_J = 175^\circ\text{C}$ , $I_S = 100\text{A}$ , $V_{DS} = 40\text{V}$
$t_{rr}$	Reverse Recovery Time	—	42	—	ns	$T_J = 25^\circ\text{C}$ $V_{DD} = 34\text{V}$
		—	43	—		$T_J = 125^\circ\text{C}$ $I_F = 100\text{A}$ ,
$Q_{rr}$	Reverse Recovery Charge	—	43	—	nC	$T_J = 25^\circ\text{C}$ $di/dt = 100\text{A}/\mu\text{s}$ ⑤
		—	45	—		$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	1.7	—	A	$T_J = 25^\circ\text{C}$







**Fig 9.** Typical Source-Drain Diode Forward Voltage




**Fig 10.** Maximum Safe Operating Area




**Fig 11.** Drain-to-Source Breakdown Voltage




**Fig 12.** Typical  $C_{oss}$  Stored Energy




**Fig 13.** Typical On-Resistance vs. Drain Current



**Fig 14.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 15.** Avalanche Current vs. Pulse Width




**Fig 16.** Maximum Avalanche Energy vs. Temperature

#### Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at [www.irf.com](http://www.irf.com))


1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
  4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
  5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^{\circ}\text{C}$  in Figure 14, 15).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} / f$
- $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 14)
- $$PD(ave) = 1/2 \cdot (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$
- $$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$
- $$EAS(AR) = P_{D(ave)} \cdot t_{av}$$




**Fig 17.** Threshold Voltage vs. Temperature




**Fig 18.** Typical Recovery Current vs.  $di_F/dt$




**Fig 19.** Typical Recovery Current vs.  $di_F/dt$




**Fig 20.** Typical Stored Charge vs.  $di_F/dt$




**Fig 21.** Typical Stored Charge vs.  $di_F/dt$




**Fig 22.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 23a.** Unclamped Inductive Test Circuit




**Fig 23b.** Unclamped Inductive Waveforms




**Fig 24a.** Switching Time Test Circuit




**Fig 24b.** Switching Time Waveforms



**Fig 25a.** Gate Charge Test Circuit




**Fig 25b.** Gate Charge Waveform

**D<sup>2</sup>Pak - 7 Pin Package Outline (Dimensions are shown in millimeters (inches))**

S Y M B O L	DIMENSIONS				N O T E S	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.06	4.83	.160	.190		
A1	—	0.254	—	.010		
b	0.51	0.91	.020	.036		
b1	0.51	0.81	.020	.032	5	
c	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	7.42	.270	.292	4	
E	9.65	10.54	.380	.415	3,4	
E1	8.00	9.00	.315	.354	4	
e	1.27 BSC		.050 BSC			
H	14.61	15.88	.575	.625		
L	1.78	2.79	.070	.110		
L1	—	1.68	—	.066		
L2	—	1.78	—	.070		
L3	0.25 BSC		.010 BSC			

## NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
7. CONTROLLING DIMENSION: INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB.  
EXCEPT FOR DIMS. E, E1 & D1.

**D<sup>2</sup>Pak - 7 Pin Part Marking Information**

**Qualification Information**

<b>Qualification Level</b>	Industrial (per JEDEC JESD47F) <sup>†</sup>	
<b>Moisture Sensitivity Level</b>	D2PAK-7Pin	MSL1 (per JEDEC J-STD-020D <sup>†</sup> )
<b>RoHS Compliant</b>	Yes	

<sup>†</sup> Applicable version of JEDEC standard at the time of product release.

**Revision History**

Date	Comments
05/12/2017	<ul style="list-style-type: none"><li>• Corrected package picture added "s" on pin number 4 - page 1.</li></ul>

**Published by**

**Infineon Technologies AG  
81726 München, Germany**

**© Infineon Technologies AG 2015**

**All Rights Reserved.**

**IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

**WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.