




# HEXFET® Power MOSFET

### **Application**

- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- DC/DC converters
- DC/AC Inverters




V <sub>DSS</sub>	60V
R <sub>DS(on)</sub> typ.	2.6m $\Omega$
max	3.2mΩ
I <sub>D</sub>	147A

#### **Benefits**

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free, RoHS Compliant



Page part number	Backago Typo	Standard P	ack	Orderable Part Number
Base part number	Package Type	Form Quantity		Orderable Part Nulliber
IRFH7085PbF	PQFN 5mm x 6mm	Tape and Reel	4000	IRFH7085TRPbF








Fig 2. Maximum Drain Current vs. Case Temperature



#### **Absolute Maximum Rating**

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	23	
I <sub>D</sub> @ T <sub>C(Bottom)</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V ①	147	Α
I <sub>D</sub> @ T <sub>C(Bottom)</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V ①	93	
I <sub>DM</sub>	Pulsed Drain Current ②	588	Α
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Maximum Power Dissipation	156	W
	Linear Derating Factor	1.25	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
T <sub>J</sub> Operating Junction and T <sub>STG</sub> Storage Temperature Range		-55 to + 150	°C

#### Avalanche Characteristics

Symbol	Parameter	Max.	Units
E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy ③	319	m l
E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy 9	554	mJ
I <sub>AR</sub>	Avalanche Current ②	See Fig 15, 16, 23a, 23b	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ②	See Fig. 15, 16, 23a, 23b	mJ

#### Thermal Resistance

	Parameter	Тур	. Max.	Units
R <sub>θJC</sub> (Bottom)	Junction-to-Case ®	0.5	0.8	
R <sub>θJC</sub> (Top)	Junction-to-Case ®		20	°C/W
$R_{\theta JA}$	Junction-to-Ambient ®		34	C/VV
R <sub>θJA</sub> (<10s)	Junction-to-Ambient		22	

## Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		43		mV/°C	Reference to 25°C, I <sub>D</sub> = 1.0mA
D	Static Drain-to-Source On-Resistance		2.6	3.2	mΩ	$V_{GS} = 10V, I_D = 75A$
$R_{DS(on)}$	Static Diam-to-Source On-Resistance		3.6			$V_{GS} = 6.0V, I_D = 38A$
$V_{GS(th)}$	Gate Threshold Voltage	2.1		3.7	V	$V_{DS} = V_{GS}$ , $I_D = 150 \mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			1.0	I	$V_{DS} = 60V, V_{GS} = 0V$
				150	μA	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nΛ	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -20V
$R_G$	Gate Resistance		1.4		Ω	

### Notes:

- ① Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- $\odot$  Limited by  $T_{Jmax}$ , starting  $T_J$  = 25°C, L = 113 $\mu$ H,  $R_G$  = 50 $\Omega$ ,  $I_{AS}$  = 75A,  $V_{GS}$  = 10V.
- S Pulse width  $\leq 400 \mu s$ ; duty cycle  $\leq 2\%$ .
- © C<sub>oss</sub> eff. (TR) is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- $\odot$  C<sub>oss</sub> eff. (ER) is a fixed capacitance that gives the same energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- ®  $R_\theta$  is measured at  $T_J$  approximately 90°C.
- 9 Limited by  $T_{Jmax}$ , starting  $T_J = 25$ °C, L = 1mH,  $R_G = 50\Omega$ ,  $I_{AS} = 33A$ ,  $V_{GS} = 10V$ .
- When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details: http://www.irf.com/technical-info/appnotes/an-994.pdf



# Dynamic Electrical Characteristics @ $T_J$ = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	140			S	V <sub>DS</sub> = 10V, I <sub>D</sub> = 75A
$Q_g$	Total Gate Charge		110	165		I <sub>D</sub> = 75A
$Q_{gs}$	Gate-to-Source Charge		30			V <sub>DS</sub> = 30V
$Q_{gd}$	Gate-to-Drain Charge		36		nC	V <sub>GS</sub> = 10V
Q <sub>sync</sub>	Total Gate Charge Sync. (Qg - Qgd)		74			
$t_{d(on)}$	Turn-On Delay Time		13			$V_{DD} = 30V$
t <sub>r</sub>	Rise Time		25			I <sub>D</sub> = 30A
$t_{d(off)}$	Turn-Off Delay Time		63		ns	$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		23			V <sub>GS</sub> = 10V⑤
C <sub>iss</sub>	Input Capacitance		6460			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		560			V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		380		рF	f = 1.0MHz
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		570			V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 48V⑦
Coss eff.(TR)	Output Capacitance (Time Related)		715			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V$

## **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)			130	_	MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ②			588		integral reverse p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.2	V	$T_J = 25^{\circ}C, I_S = 75A, V_{GS} = 0V $
dv/dt	Peak Diode Recovery dv/dt 4		3.0		V/ns	$T_J = 150$ °C, $I_S = 75$ A, $V_{DS} = 60$ V\$
t <sub>rr</sub>	Reverse Recovery Time		31 30		ns	$T_J = 25^{\circ}C$ $V_{DD} = 51V$ $T_J = 125^{\circ}C$ $I_F = 75A$ ,
Q <sub>rr</sub>	Reverse Recovery Charge		39 33		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $\$ $T_J = 125^{\circ}C$
I <sub>RRM</sub>	Reverse Recovery Current		1.9		Α	T <sub>J</sub> = 25°C






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current




Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Typical Avalanche Current vs. Pulse Width




Fig 16. Maximum Avalanche Energy vs. Temperature

#### Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>imax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T<sub>imax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4.  $P_{D (ave)}$  = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{imax}$ (assumed as 25°C in Figure 14, 16). t<sub>av</sub> = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13) PD (ave) = 1/2 (  $1.3 \cdot BV \cdot I_{av}$ ) =  $\Delta T/Z_{thJC}$ 

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$  $E_{AS (AR)} = P_{D (ave)} t_{av}$ 






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24b. Switching Time Waveforms





Fig 25b. Gate Charge Waveform

8



## PQFN 5x6 Outline "B" Package Details



DIM	MILLIM	ITERS	IN	CH	
SYMBOL	MIN	MAX	MIN	MAX	
Α	0.800	0.900	0.0315	0.0543	
A1	0.000	0.050	0.0000	0.0020	
A3	0.20	0 REF	0.007	9 REF	
b	0.350	0.470	0.0138	0.0185	
b1	0.025	0.125	0.0010	0.0049	
b2	0.210	0.410	0.0083	0.0161	
b3	0.150	0.450	0.0059	0.0177	
D	5.00	0 BSC	0.1969 BSC		
D1	4.75	0 BSC	0.1870 BSC		
D2	4.100	4.300	0.1614	0.1693	
E	6.00	0 BSC	0.236	2 BSC	
E1	5.75	0 BSC	0.2264 BSC		
E2	3.380	3,780	0.1331	0.1488	
е	1.27	70 REF	0.05	00 REF	
e1	2.80	0 REF	0.11	02 REF	
K	1.200	1.420	0.0472	0.0559	
L	0.710	0.900	0.0280	0.0354	
Р	0°	12°	0,	12°	
R	0.200	REF	0.0079 REF		
R2	0.150	0.200	0.0059	0.0079	


#### Note:

- Dimensions and toleranceing confirm to ASME Y14.5M-1994
- Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
- Coplanarity applies to the expose Heat Slug as well as the terminal
- 4. Radius on terminal is Optional

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: <a href="http://www.irf.com/technical-info/appnotes/an-1136.pdf">http://www.irf.com/technical-info/appnotes/an-1136.pdf</a>

For more information on package inspection techniques, please refer to application note AN-1154: http://www.irf.com/technical-info/appnotes/an-1154.pdf


### **PQFN 5x6 Part Marking**




Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>



### PQFN 5x6 Tape and Reel



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: All dimension are nominal

Package Type	Reel Diameter (Inch)	QTY	Reel Width W1 (mm)	Ao (mm)	Bo (mm)	Ko (mm)	P1 (mm)	(mm)	Pin 1 Quadrant
5 X 6 PQFN	13	4000	12.4	6.300	5.300	1.20	8.00	12	Q1

Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>



## **Qualification Information**

Qualification level	Industrial (per JEDEC JESD47F <sup>†</sup> guidelines )			
Moisture Sensitivity Level	PQFN 5mm x 6mm	MSL1 (per JEDEC J-STD-020D <sup>†)</sup>		
RoHS Compliant	Yes			

<sup>†</sup> Applicable version of JEDEC standard at the time of product release.

# **Revision History**

Date	Rev.	Comments
11/7/2014	2.1	<ul> <li>Added E<sub>AS (L=1mH)</sub> = 554mJ on page 2</li> <li>Added note 9 "Limited by T<sub>Jmax</sub>, starting T<sub>J</sub> = 25°C, L = 1mH, R<sub>G</sub> = 50Ω, I<sub>AS</sub> = 33A, V<sub>GS</sub> =10V" on page 2</li> <li>Added Pd @ Tc = 25°C on Absolute Max Rating table on page 2</li> </ul>
3/17/2015	2.2	Updated package outline and tape and reel on pages 9 and 10.
4/16/2020	2.3	<ul> <li>Updated datasheet based on IFX template.</li> <li>Updated Datasheet based on new current rating and application note :App-AN_1912_PL51_2001_180356</li> </ul>



**Trademarks of Infineon Technologies AG** 

HUNIC™, µIPM™, µPFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, CoolGan™, COOLIR™, CoolMOS™, CoolSet™, CoolSic™, DAVE™, DI-POL™, DirectFet™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GanpowIR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDrivIR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowIRaudio™, PowIRStage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™

Trademarks updated November 2015

#### Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2016-04-19 Published by Infineon Technologies AG 81726 Munich, Germany

© 2016 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference ifx1

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.