

Order

Now



SBOS848B-DECEMBER 2017-REVISED OCTOBER 2019

# INA381 26-V, High-Speed, Current Sense Amplifier With Integrated Comparator

Technical

Documents

## Features

- Common-mode input range: -0.2 V to +26 V
- High accuracy amplifier:
  - Offset voltage at T<sub>A</sub> = 25°C
    - 500 µV (maximum) at V<sub>CM</sub> = 12 V
    - 150  $\mu$ V (maximum) at V<sub>CM</sub> = 0 V
  - Offset voltage drift: 1 µV/°C (maximum)
  - Gain error: 1% (maximum) at 25°C
  - Gain error drift: 20 ppm/°C (maximum)
- Available amplifier gains:
- INA381A1: 20 V/V \_
  - INA381A2: 50 V/V
  - INA381A3: 100 V/V
  - INA381A4: 200 V/V \_
- Open-drain comparator:
  - Hysteresis: 50 mV
  - Propagation delay: 400 ns (typ)
  - Alert threshold set through external reference voltage
  - Supports transparent and latching modes
- Packages: VSSOP-10 and WSON-8

#### 2 Applications

- Merchant network and server PSU
- Merchant DC/DC
- DC-input BLDC motor drive
- Cordless power tool
- Headsets, headphones and earbuds

## 3 Description

Tools &

Software

The INA381 includes both a 26-V common-mode, current-sensing amplifier and а high-speed comparator. This device detects overcurrent conditions by measuring the voltage developed across a current-shunt resistor and comparing that voltage to a user-defined threshold limit set by the comparator reference pin. The current-shunt monitor can measure differential voltage signals on commonmode voltages that vary from -0.2 V up to 26 V, independent of the supply voltage.

Support &

Community

2.0

The open-drain alert output can be configured to operate in two modes: transparent or latched. In transparent mode, the output status follows the input state. In latched mode, the alert output is cleared only when the latch is reset. The standalone comparator large-signal alert response time is less than 2 µs, allowing for quick detection of overcurrent events. The total system overcurrent protection response time provided by the INA381 is less than 10 µs.

This device operates from a single 2.7-V to 5.5-V supply, drawing a maximum supply current of 350  $\mu$ A. The device is specified over an operating temperature range of -40°C to +125°C, and is available in 8-pin WSON and 10-pin VSSOP packages.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
1014.201	VSSOP (10)	3.00 mm × 3.00 mm
INA381	WSON (8)	2.00 mm × 2.00 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.



## **Typical Application**



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

TEXAS INSTRUMENTS

www.ti.com

Page

# **Table of Contents**

1	Feat	tures 1					
2	Applications 1						
3	Des	cription1					
4	Rev	ision History 2					
5	Pin	Configuration and Functions 3					
6	Spe	cifications					
	6.1	Absolute Maximum Ratings 4					
	6.2	ESD Ratings 4					
	6.3	Recommended Operating Conditions 4					
	6.4	Thermal Information 4					
	6.5	Electrical Characteristics 5					
	6.6	Typical Characteristics 6					
7	Deta	ailed Description 13					
	7.1	Overview 13					
	7.2	Functional Block Diagram 13					
	7.3	Feature Description 14					

	7.4	Device Functional Modes1	7
8	Арр	lications and Implementation1	9
	8.1	Application Information 1	9
	8.2	Typical Applications 2	5
9	Pow	er Supply Recommendations 2	9
10	Lay	out 3	0
		Layout Guidelines 3	
	10.2	Layout Example 3	0
11	Dev	ice and Documentation Support 3	1
	11.1	Documentation Support 3	51
	11.2	Receiving Notification of Documentation Updates 3	51
		Support Resources 3	
	11.4	Trademarks 3	1
	11.5	Electrostatic Discharge Caution 3	1
	11.6	Glossary3	1
12		hanical, Packaging, and Orderable mation	1

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	nanges from Revision A (April 2018) to Revision B Pa		
•	Added DGS (VSSOP-8) package and associated content to data sheet	1	
•	Added specified temperature to offset voltage and gain error features bullets	1	
•	Changed response time features bullet at 500 ns to propagation delay at 400 ns	1	
•	Changed applications bullets to new items	1	
•	Added plus-minus symbol to TYP and MAX values of comparator offset voltage	5	
•	Changed Figure 54 to remove reset connection to supply	30	

## Changes from Original (December 2017) to Revision A

•	eased to production 1
---	-----------------------



# 5 Pin Configuration and Functions





## Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	DGS	DSG	TTPE	DESCRIPTION
ALERT	3	3	Digital output	Overlimit alert, active low, open-drain output
CMPIN	8	6	Analog input	Signal input to the comparator
CMPREF	7	5	Analog input	Input reference to the comparator
GND	5	_	Ground	Device ground. Connect the thermal pad to the system ground. See the layout example in Figure 54.
IN–	10	8	Analog input	Connect this pin to the load side of the shunt resistor
IN+	1	1	Analog input	Connect this pin to the supply side of the shunt resistor
NC	6	_	_	Not internal connection to device. This pin can be left floating, grounded, or connected to the supply.
RESET	4	4	Digital input	Transparent or latch mode selection input. See the <i>Alert Modes</i> section for a detailed description on pin connections.
VOUT	9	7	Analog output	Current-sense amplifier output voltage
VS+	2	2	Supply	Power supply: 2.7 V to 5.5 V
Thermal Pad	—	Thermal Pad	—	Ground reference for the device that is also the thermal pad used to conduct heat from the device. Tie this pad externally to ground.

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Vs	Supply voltage			6	V
		Differential $(V_{IN+}) - (V_{IN-})^{(2)}$	-26	26	V
$V_{IN+}, V_{IN-}$	Analog inputs (IN+, IN–)	Common-mode (3)	GND – 0.3	26	V
M	Anglag input	CMPIN	GND – 0.3	(V <sub>S</sub> ) + 0.3	V
VI	Analog input	CMPREF	GND – 0.3	(V <sub>S</sub> ) + 0.3	V
Vo	Analog output	OUT	GND – 0.3	(V <sub>S</sub> ) + 0.3	V
	Digital input	RESET	GND – 0.3	(V <sub>S</sub> ) + 0.3	V
	Digital output	ALERT	GND – 0.3	6	V
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)  $V_{IN+}$  and  $V_{IN-}$  are the voltages at the IN+ and IN- pins, respectively.

(3) Input voltage may exceed the voltage shown without causing damage to the device if the current at that terminal is limited to 5 mA.

## 6.2 ESD Ratings

				VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	M		
	V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CM</sub>	Common-mode input voltage	-0.2	12	26	V
Vs	Operating supply voltage	2.7	5	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

## 6.4 Thermal Information

		INA	INA381			
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	DSG (WSON)	UNIT		
		10 PINS	8 PINS			
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	188.6	77	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	78.1	96.5	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	111.0	43.4	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	17.5	5.4	°C/W		
$\Psi_{JB}$	Junction-to-board characterization parameter	109.2	43.6	°C/W		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	18.8	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
CMRR	Common-mode rejection ratio, RTI <sup>(1)</sup>	$V_{IN+} = 0 V$ to 26 V, $T_A = -40^{\circ}C$ to +125°C	84	100		dB
		$V_{IN+} = 12 \text{ V}, V_{IN-} = 12 \text{ V}$		±100	±500	
Vos	Offset voltage, RTI <sup>(1)</sup>	$V_{IN+} = 0 V, V_{IN-} = 0 V$		±25	±150	μV
dV <sub>OS</sub> /dT	Offset voltage drift, RTI <sup>(1)</sup>	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		0.1	1	μV/°C
PSRR	Power-supply rejection ratio	$V_{\rm S} = 2.7$ V to 5.5 V, $T_{\rm A} = -40^{\circ}$ C to +125°C		±8	±40	μV/V
IB	Input bias current	$V_{SENSE} = 0 \text{ mV}, I_{B+}, I_{B-}$		80	210	μΑ
I <sub>OS</sub>	Input offset current	$V_{\text{SENSE}} = 0 \text{ mV}$		±0.05		μΑ
		VSENSE - O MV		10.00		μι
0011 01		INA381A1		20		
		INA381A2		50		
G	Gain	INA381A3		100		V/V
		INA381A4		200		
	Gain error	$VOUT = 0.5 V \text{ to } V_{S} - 0.5 V$		±0.1%	±1%	
E <sub>G</sub>		-				n n m /9
	Gain error drift Nonlinearity error	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ $V_{OUT} = 0.5 \text{ V to } V_S - 0.5 \text{ V}$		1.5	20	ppm/°
				±0.01%		~ <b>Г</b>
	Maximum capacitive load E OUTPUT	No sustained oscillation		1		nF
VULTAG	Swing to V <sub>S</sub> power-supply rail	$R_1 = 10 \text{ k}\Omega \text{ to GND}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		V <sub>S</sub> – 0.02	V <sub>S</sub> – 0.05	V
				V <sub>S</sub> = 0.02 V <sub>GND</sub> +	V <sub>S</sub> = 0.05	
	Swing to GND <sup>(2)</sup>	$R_L = 10 \text{ k}\Omega$ to GND, $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		0.0005	0.005	V
FREQUE	NCY RESPONSE		- <u>+</u>			
		INA381A1		350		
		INA381A2		210		
BW	Bandwidth	INA381A3		150		kHz
		INA381A4		105		
SR	Slew rate			2		V/µs
NOISE			4		1	
	Voltage noise density			40		nV/√H
COMPAR	RATOR		4		1	
	Propagation delay time, comparator only	CMPIN Input overdrive = 20 mV		0.4	1	
	Large-signal propagation delay, comparator only	CMPIN step = 0.5 V to 4.5, V <sub>CMPREF</sub> = 4 V		0.4	2	
tp	Small-signal total alert propogation delay, comparator and amplifier	Input overdrive = 1 mV		2	5	μs
	Slew rate limited total alert propagation delay, comparator and amplifier	$V_{OUT}$ = 0.5 V to 4.5, $V_{CMPREF}$ = 4 V		3	10	
V <sub>OS</sub>	Comparator offset voltage			±1	±5	mV
HYS	Hysteresis			50		mV
V <sub>IH</sub>	High-level input voltage		1.4		6	V
V <sub>IL</sub>	Low-level input voltage		0		0.4	V
V <sub>OL</sub>	Alert low-level output voltage	$I_{OL} = 3 \text{ mA}$		70	300	mV
	ALERT pin leakage input current	V <sub>OH</sub> = 3.3 V		0.1	1	μA
	Digital leakage input current	$0 \le V_{IN} \le V_S$		1		μA
POWER	SUPPLY					
	Ouissesst surrent	$V_{SENSE} = 10 \text{ mV}, T_A = +25^{\circ}C$		250	350	^
lq	Quiescent current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			450	μΑ

at  $T_A = 25^{\circ}$ C,  $V_{SENSE} = V_{IN+} - V_{IN-} = 10 \text{ mV}$ ,  $V_S = 5 \text{ V}$ ,  $V_{IN+} = 12 \text{ V}$ , and CMPREF = 2 V (unless otherwise noted)

(1) RTI = referred-to-input.

(2) Swing specifications are tested with an overdriven input condition.

6.6 Typical Characteristics

at  $T_A = 25^{\circ}$ C,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and alert pullup resistor = 10 k $\Omega$  (unless otherwise noted)



6

www.ti.com



## **Typical Characteristics (continued)**



## **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**



at  $T_A = 25^{\circ}$ C,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and alert pullup resistor = 10 k $\Omega$  (unless otherwise noted)

## **Typical Characteristics (continued)**

at  $T_A = 25^{\circ}$ C,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and alert pullup resistor = 10 k $\Omega$  (unless otherwise noted)





## **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**



at  $T_A = 25^{\circ}$ C,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and alert pullup resistor = 10 k $\Omega$  (unless otherwise noted)



## 7 Detailed Description

## 7.1 Overview

The INA381 is a zero-drift topology, current-sensing amplifier with an integrated comparator that can be used in both low-side and high-side current-sensing and protection applications. This specially designed, current-sensing amplifier accurately measures voltages developed across current-sensing resistors (also known as *current-shunt resistors*) on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 26 V, and the device can be powered from supply voltages as low as 2.7 V. The device can also withstand the full 26-V common-mode voltage at the input pins when the supply voltage is removed without causing damage.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as 150  $\mu$ V, and a temperature contribution of only 1  $\mu$ V/°C over the full temperature range of -40°C to +125°C. The low total offset voltage of the INA381 enables the use of smaller current-sense resistor values, and allows for more efficient system operation without sacrificing measurement accuracy due to the smaller input signal.

The device uses a reference input that simplifies setting the corresponding current threshold level to use for outof-range comparison. Combining the precision measurement of the current-sense amplifier and the onboard comparator enables an all-in-one overcurrent detection device. This combination creates a highly-accurate design that quickly detects out-of-range conditions, and allows the system to take corrective actions to prevent potential component or system-wide damage.

## 7.2 Functional Block Diagram



## TEXAS INSTRUMENTS

www.ti.com

# 7.3 Feature Description

## 7.3.1 Wide Input Common-Mode Voltage Range

The INA381 supports input common-mode voltages from -0.2 V to +26 V. As a result of the internal topology, the common-mode range is not restricted by the power-supply voltage (V<sub>S</sub>) as long as V<sub>S</sub> stays within the operational range of 2.7 V to 5.5 V. As Figure 40 shows, the ability to operate with common-mode voltages greater or less than V<sub>S</sub> allows the INA381 to be used in high-side, as well as low-side, current-sensing applications.



Figure 40. High-Side and Low-Side Current Sensing

# 7.3.2 Precise Low-Side Current Sensing

When used in low-side current-sensing applications, the offset voltage of the INA381 is less than 150  $\mu$ V. The low offset performance of the device has several benefits. First, the low offset allows the device to be used in applications that must measure current over a wide dynamic range. In this case, the low offset voltage improves accuracy when the sense currents are on the low end of the measurement range. Another advantage of low offset voltage is the ability to sense lower voltage drops across the sense resistor accurately, thus allowing for a lower-value shunt resistor. Lower-value shunt resistors reduce power loss in the current-sense circuit, and help improve the power efficiency of the end application.

The gain error of the INA381 is specified to be within 1% of the actual value. As the sensed voltage becomes much larger than the offset voltage, this gain error becomes the dominant source of error in the current-sense measurement.

# 7.3.3 High Bandwidth and Slew Rate

The INA381 supports small-signal bandwidths as high as 350 kHz, and large-signal slew rates of 2 V/µs. The ability to detect rapid changes in the sensed current, as well as the ability to quickly slew the output, makes the INA381 a good choice for applications that require a quick response to input current changes. One application that requires high bandwidth and slew rate is low-side motor control, where the ability to follow rapid changing current in the motor allows for more accurate control over a wider operating range. Another application that requires higher bandwidth and slew rates is system fault detection. The integrated comparator within the INA381 is designed to quickly detect when the sense current is out-of-range, and provide a digital output on the ALERT pin for quicker and faster responses.



## Feature Description (continued)

## 7.3.4 Alert Output

The  $\overline{\text{ALERT}}$  pin is an active-low, open-drain output pulls low when the input conditions are out-of-range. This open-drain output pin is recommended to include a 10-k $\Omega$  pullup resistor to the supply voltage. This open-drain pin can be pulled up to a voltage beyond the supply voltage, V<sub>S</sub>, but must not exceed 5.5 V.

Figure 41 shows the alert output response of the internal comparator. When the output voltage of the amplifier is less than the reference voltage set on CMPREF, the comparator output is in the default high state. When the amplifier output voltage exceeds the reference voltage set at the CMPREF pin, the comparator output becomes active and pulls low. This active low output indicates that the measured signal at the amplifier input has exceeded the programmed threshold level, indicating an overcurrent or out-of-range condition has occurred. See the Alert Modes section for more information about how to set the alert output behavior.



Figure 41. Overcurrent Alert Response

## 7.3.5 Adjustable Overcurrent Threshold

The VOUT voltage is the amplified voltage developed across the current-sensing resistor. The signal developed at the VOUT pin is the input voltage across the IN+ and IN– pins multiplied by the gain of the amplifier. The INA381 has four gain options, as shown in Figure 42: 20 V/V, 50 V/V, 100 V/V, and 200 V/V. If additional hysteresis is not required, directly connect the VOUT pin to the CMPIN pin.



Figure 42. Resistor Divider Voltage

## Feature Description (continued)

The device determines if an overcurrent event is present by comparing the voltage on the CMPIN pin to the corresponding signal developed at the CMPREF pin. The threshold voltage for the CMPREF pin can be set with a resistive divider, or by connecting an external voltage source (such as a reference generator device). Figure 43 depicts the REF3140 used as an external reference source.



Figure 43. External Reference Voltage

## 7.3.6 Comparator Hysteresis

The onboard comparator in the INA381 is designed to reduce the possibility of oscillations in the alert output when the measured signal level is near the overlimit threshold level as a result of noise. When the voltage  $(V_{CMPIN})$  exceeds the voltage developed at the CMPREF pin, the ALERT pin asserts and pulls low. The output voltage must drop to less than the CMPREF pin threshold voltage, as shown in Figure 44, by the hysteresis level of 50 mV so that the ALERT pin deasserts and returns to the nominal high state. The INA381 is designed with a hysteresis of 50 mV.



Figure 44. Typical Comparator Hysteresis



## 7.4 Device Functional Modes

## 7.4.1 Alert Modes

The device has two output operating modes, transparent and latched, that are selected based on the RESET pin setting. These modes change how the ALERT pin responds after an alert when the overcurrent condition is removed.

## 7.4.1.1 Transparent Output Mode

The device is set to transparent mode when the RESET pin is pulled low, allowing the output alert state to change and follow the input signal with respect to the programmed alert threshold. For example, when the differential input signal exceeds the alert threshold, the alert output pin is pulled low. When the differential input signal drops to less than the alert threshold, the output returns to the default high-output state. A common implementation using the device in transparent mode is to connect the ALERT pin to a hardware interrupt input on a microcontroller. When an overcurrent condition is detected and the ALERT pin is pulled low, the controller interrupt pin detects the output state change and begins making changes to the system operation required to address the overcurrent condition. Under this configuration, the ALERT pin high-to-low transition is captured by the microcontroller, and the output returns to the default high state when the overcurrent event is removed.

## 7.4.1.2 Latch Output Mode

Some applications cannot continuously monitor the state of the output ALERT pin to detect an overcurrent condition, as described in the *Transparent Output Mode* section. A typical example of this type of application is a system that only periodically polls the ALERT pin state to determine if the system is <u>functioning correctly</u>. If the device is set to transparent mode in this type of application, the state change of the ALERT pin can be missed when ALERT is pulled low if the out-of-range condition does not appear during one of these periodic polling events. Latch output mode is specifically intended to accommodate these applications.

As shown in Table 1, the device is placed into the corresponding output mode based on the signal connected to RESET. The difference between latch mode and transparent mode is how the alert output responds when an overcurrent event ends. In transparent mode (RESET = low), when the differential input signal drops below the limit threshold level after the ALERT pin asserts because of an overcurrent event, the state of the ALERT pin returns to the default high setting to indicate that the overcurrent event is complete.

OUTPUT MODE	RESET PIN SETTING			
Transparent	RESET = low			
Latch	RESET = high			

### Table 1. Output Mode Settings

In latch mode (RESET = high), when an overlimit condition is detected and the ALERT pin is pulled low, the ALERT pin does not return to the default high state when the differential input signal drops to less than the alert threshold level. To clear the alert, the RESET pin must be pulled low for at least 100 ns. If the differential input signal is less than the alert threshold, pull the RESET pin low to return ALERT to the default high level. If the input signal exceeds the threshold limit when the RESET pin is pulled low, the ALERT pin remains low. When the alert condition is detected by the system controller, set the RESET pin back to high to place the device back in latch mode.

## INA381 SBOS848B – DECEMBER 2017 – REVISED OCTOBER 2019

Figure 45 shows the latch and transparent modes. In Figure 45, when  $V_{IN}$  drops to less than the  $V_{LIMIT}$  threshold for the first time, the RESET pin pulls high. With the RESET pin pulled high, the device is set to latch mode so that the alert output state does not return high when the input signal drops to less than the  $V_{LIMIT}$  threshold. Only when the RESET pin is pulled low does the ALERT pin return to the default high level, thus indicating that the input signal is below the limit threshold. When the input signal drops to less than the limit threshold for the second time, the RESET pin is already pulled low. The device is set to transparent mode at this point, and the ALERT pin is pulled back high when the input signal drops below the alert threshold.



Figure 45. Transparent Mode Versus Latch Mode



## 8 Applications and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The INA381 is designed to enable easy configuration for detecting overcurrent conditions in an application. This device is individually targeted towards unidirectional overcurrent detection of a single threshold. However, this device can also be paired with additional devices and circuitry to create more complex monitoring functional blocks.

## 8.1.1 Select a Current-Sensing Resistor

The device measures the differential voltage developed across a resistor when current flows through the component to determine if the current being monitored exceeds a defined limit. This resistor is commonly referred to as a *current-sensing resistor* or a *current-shunt resistor*, with each term commonly used interchangeably. The flexible design of the device allows for measuring a wide differential input signal range across this current-sensing resistor.

Selecting the value of this current-sensing resistor is based primarily on two factors: the required accuracy of the current measurement and the allowable power dissipation across the current-sensing resistor. Larger voltages developed across this resistor allow for more accurate measurements to be made. Amplifiers have fixed internal errors that are largely dominated by the inherent input offset voltage. When the input signal decreases, these fixed internal amplifier errors become a larger portion of the measurement and increase the uncertainty in the measurement accuracy. When the input signal increases, the measurement uncertainty is reduced because the fixed errors are a smaller percentage of the signal being measured. Therefore, the use of larger-value, current-sensing resistors inherently improves measurement accuracy.

However, a system design trade-off must be evaluated through use of larger input signals for improving the measurement accuracy. Increasing the current-sense resistor value results in increased power dissipation across the current-sensing resistor. Increasing the value of the current-shunt resistor increases the differential voltage developed across the resistor when current passes through the component. This increase in voltage across the resistor increases the power that the resistor must be able to dissipate. Decreasing the value of the current-shunt resistor value reduces the power dissipation requirements of the resistor, but increases the measurement errors resulting from the decreased input signal. Selecting the optimal value for the shunt resistor requires factoring both the accuracy requirement for the specific application and the allowable power dissipation of this component.

An increasing number of very low ohmic-value resistors are becoming more widely available with values reaching down as low as 1 m $\Omega$  or lower with power dissipations of up to 5 W that enable large currents to be accurately monitored with sensing resistors.



## **Application Information (continued)**

### 8.1.1.1 Select a Current-Sensing Resistor: Example

In this example, the trade-offs involved in selecting a current-sensing resistor are discussed. This example requires 5% accuracy for detecting a 10-A overcurrent event under 20 µs where only 250 mW is allowable for the dissipation across the current-sensing resistor at the full-scale current level. Although the maximum power dissipation is defined as 250 mW, a lower dissipation is preferred to improve system efficiency. Given the total error budget of 5%, the INA381 total error is less than 1%. The INA381 is well suited for this application because up to 1% of error is available to be attributed to the measurement error of the device under these conditions.

As shown in Table 2, the maximum value calculated for the current-sensing resistor with these requirements is 2.5 m $\Omega$ . Although this value satisfies the maximum power dissipation requirement of 250 mW, headroom is available from the 2.5% maximum total overcurrent detection error to reduce the value of the current-sensing resistor and reduce the power dissipation further. Selecting a 1.5-m $\Omega$ , current-sensing resistor value offers a good tradeoff for reducing the power dissipation in this scenario by approximately 40% and still remaining within the accuracy region.

	PARAMETER	EQUATION	VALUE	UNIT
I <sub>MAX</sub>	Maximum current		10	А
P <sub>D_MAX</sub>	Maximum allowable power dissipation		250	mW
R <sub>SENSE_MAX</sub>	Maximum allowable R <sub>SENSE</sub>	P <sub>D_MAX</sub> / I <sub>MAX</sub> <sup>2</sup>	2.5	mΩ
V <sub>OS</sub>	Offset voltage, V <sub>CM</sub> = 12 V		500	μV
V <sub>OS_ERROR</sub>	Initial offset voltage error	$(V_{OS} / (R_{SENSE_MAX} \times I_{MAX}) \times 100$	2%	
E <sub>G</sub>	Gain error		1%	
ERROR <sub>TOTAL</sub>	Total measurement error	$\sqrt{(V_{OS}_{ERROR}^2 + E_G^2)}$	2.23%	
	Allowable current threshold accuracy		5%	
tp	Total system overcurrent response time		10	μs
	Allowable overcurrent response		20	μs

## Table 2. Calculating the Current-Sensing Resistor (R<sub>SENSE</sub>)



### 8.1.2 Increase Comparator Hysteresis

The onboard comparator of the device is designed with a hysteresis of 50 mV. The INA381 is designed for the user to change the hysteresis from a preset value of 50 mV by connecting an external resistor between VOUT and CMPIN. Figure 46 shows a detailed block diagram of adding additional hysteresis.



Figure 46. Increase Hysteresis to the Comparator

The default hysteresis is 50 mV. Internal to the comparator, the INA381 has a current source of 4  $\mu$ A in series with 12.5 k $\Omega$ . The internal current source and hysteresis of the comparator is set by the internal hysteresis control circuit that is enabled only after ALERT is asserted low. ALERT is asserted low during an overcurrent condition when the voltage on VOUT exceeds the threshold set on the CMPREF pin. The internal 4- $\mu$ A hysteresis circuits are triggered only after ALERT is asserted low.

To increase hysteresis to greater than the default 50 mV, the R<sub>HYS</sub> resistor must be connected between the VOUT and CMPIN pins. Equation 1 describes the internal configuration to set the external hysteresis resistor.

$$\mathsf{R}_{\mathsf{HYS}} = \frac{\mathsf{V}_{\mathsf{HYS}} - (4 \ \mu\mathsf{A} \times 12500 \ \Omega)}{4 \ \mu\mathsf{A}}$$

where

- V<sub>HYS</sub> is the desired hysteresis voltage
- R<sub>HYS</sub> is the external resistor on the input of the CMPIN pin

Table 3 lists the external resistors required at the input of the CMPIN pin to set the hysteresis.

## **Table 3. Hysteresis Resistor Selection**

HYSTERESIS VOLTAGE	EXTERNAL RESISTOR AT THE CMPIN PIN
50 mV	0 Ω
75 mV	6.25 kΩ
100 mV	12.5 kΩ
125 mV	18.75 kΩ
150 mV	25 kΩ
200 mV	37.5 kΩ
250 mV	50 kΩ
300 mV	62.5 kΩ

### 8.1.3 Operation With Common-Mode Transients Greater Than 26 V

With a small amount of additional circuitry, the INA381 can be used in circuits subject to transients greater than 26 V. Use only Zener diodes or Zener-type transient absorbers (sometimes referred to as *transorbs*)—any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as shown in Figure 47 as a working impedance for the Zener diode. Keep these resistors as small as possible; most often approximately 10  $\Omega$ . Larger values can be used with an effect on gain that is discussed in the *Input Filtering* section. This circuit limits only short-term transients and, therefore, many applications are satisfied with a 10- $\Omega$  resistor along with conventional Zener diodes of the lowest acceptable power rating. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.



Figure 47. Transient Protection

In the event that low-power Zener diodes do not have sufficient transient absorption capability, use a higherpower transorb. Figure 47 shows that the most package-efficient solution involves using a single transorb and back-to-back diodes between the device inputs. The most space-efficient solutions are dual, series-connected diodes in a single SOT-523 or SOD-523 package. In either of the examples provided in Figure 47 and Figure 48, the total board area required by the INA381 with all protective components is less than that of an SOIC-8 package, and only slightly greater than that of a VSSOP-8 package.



Figure 48. Transient Protection Using a Single Transorb and Input Clamps



## 8.1.4 Input Filtering

If the INA381 output is connected to a high-impedance input, the device output is the best location to filter, using

**INA381** 

SBOS848B-DECEMBER 2017-REVISED OCTOBER 2019

a simple RC network from VOUT to GND. Filtering at the output attenuates high-frequency disturbances in the common-mode voltage, differential input signal, and INA381 power-supply voltage. If filtering at the output is not possible, or if only the differential input signal needs filtering, a filter can be applied at the input pins of the device.

External filtering helps reduce the amount of noise that reaches the comparator, and thereby reduces the likelihood of a false alert. The tradeoff to adding this noise filter is that the alert response time is increased because both the input signal and noise are filtered. Figure 49 shows the implementation of an input filter for the device.



Figure 49. Input Filter

The addition of external series resistance creates an additional error in the measurement; therefore, the value of these series resistors must be kept to 10  $\Omega$  (or less, if possible) to reduce impact to accuracy. As shown in Figure 49, the internal bias network present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed across the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has negligible effect on device operation. Equation 2 is used to calculate the gain error factor that is used with Equation 3 to calculate the percentage gain error when using external filter resistors.

(2)

(3)

STRUMENTS

Equation 2 shows that the amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance ( $R_F$ ) value as well as internal input resistor  $R_{INT}$ . The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. Use Equation 2 to calculate the expected deviation from the shunt voltage to what is measured at the device input pins:

Gain Error Factor = 
$$\frac{1250 \times R_{INT}}{(1250 \times R_{F}) + (1250 \times R_{INT}) + (R_{F} \times R_{INT})}$$

where:

- R<sub>INT</sub> is the internal input resistor
- R<sub>F</sub> is the external series resistance

The adjustment factor from Equation 2 including the device internal input resistance shown in Table 4 varies with each gain version. Table 5 lists each individual device gain error factor.

	•	
PRODUCT	GAIN	R <sub>INT</sub> (kΩ)
INA381A1	20	25
INA381A2	50	10
INA381A3	100	5
INA381A4	200	2.5

#### **Table 4. Input Resistance**

## Table 5. Device Gain Error Factor

PRODUCT	SIMPLIFIED GAIN ERROR FACTOR
	25000
INA381A1	$(21 \times R_F) + 25000$
	10000
INA381A2	$(9 \times R_F) + 10000$
1010.004.0.0	1000
INA381A3	R <sub>F</sub> +1000
11400444	2500
INA381A4	$(3 \times R_F) + 2500$

Use Equation 3 to then calculate the gain error that can be expected from the addition of the external series resistors:

Gain Error (%) =  $100 - (100 \times \text{Gain Error Factor})$ 

For example, using an INA381A2 and the corresponding gain error equation from Table 5, a series resistance of 10  $\Omega$  results in a gain error factor of 0.991. The corresponding gain error is then calculated using Equation 3, resulting in an additional gain error of approximately 0.89% solely because of the external 10- $\Omega$  series resistors.



## 8.2 Typical Applications

## 8.2.1 Bidirectional Window Comparator



Figure 50. Bidirectional Window Comparator

## 8.2.1.1 Design Requirements

Table 6 lists the parameters for a design example of a high-side INA381 measuring in the forward direction, and one low-side INA381 measuring in the reverse direction. This example designs for maximum accuracy and also uses the alert function of both devices.

DESIGN PARAMETER	EXAMPLE VALUE
R <sub>SENSE</sub>	12 mΩ
Power-supply voltage	5 V
Common-mode voltage	20 V
Maximum sense current	20 A
Small-signal bandwidth	> 120 kHz
Alert current threshold	19 A

### Table 6. Design Parameters



## 8.2.1.2 Detailed Design Procedure

Although the device is only able to measure current through a current-sensing resistor flowing in one direction, a second INA381 can be used to create a bidirectional monitor. With the input pins of a second device reversed across the same current-sensing resistor, the second device is now able to detect current flowing in the other direction relative to the first device; see Figure 50. The outputs of each device connect to an AND gate to detect if either of the limit threshold levels are exceeded. As shown in Table 7, the output of the AND gate is high if neither overcurrent limit thresholds are exceeded. A low output state of the AND gate indicates that the positive overcurrent limit or the negative overcurrent limit has been exceeded.

OCP STATUS	OUTPUT
OCP+	0
OCP-	0
No OCP	1

Table 7. Bidirectional	Overcurrent	Output Status
------------------------	-------------	---------------

In this scenario, the maximum current expected through the shunt resistor is 20 A in either the forward or reverse direction. Maximum accuracy is desired; therefore, the shunt resistor is maximized by taking the maximum output swing divided by the smallest gain and divided by the maximum current. The design parameters used in Table 6 yield a shunt value of 12.3 m $\Omega$ . The closest standard 1% and 0.1% device is 12 m $\Omega$ , and this value is used by both INA381 devices.

Because corrective action must be taken when the current exceeds ±19 A, the comparators require a value of 4.56 V (19 A × 0.012  $\Omega$  × 20 V/V). In this instance, a voltage divider consisting of two 4.53-k $\Omega$  resistors (R1 and R3) and two 5-k $\Omega$  resistors (R2 and R4) off the 5-V rail supply a voltage close to this value. To be certain that both device alert functions can trigger a single GPIO pin on a microcontroller, both comparator outputs feed into an AND gate.

## 8.2.1.3 Application Curve





## 8.2.2 Solenoid Low-Side Current Sensing



Figure 52. Solenoid Low-Side Current-Sensing

## 8.2.2.1 Design Requirements

Table 8 lists the parameters of an application design using the INA381 and  $\overline{\text{ALERT}}$  functionality to create a low-side current-sense amplifier with less than a 20-µs system shutdown.

EXAMPLE VALUE				
EXAMPLE VALUE				
5 V				
$V_{CM} = 0 V$				
Unidirectional				
4.0 A				
< 20 µs				
Transparent				
5 mΩ				
200 V/V				

Table 8	8. Design	Parameters
---------	-----------	------------



## 8.2.2.2 Detailed Design Procedure

The INA381 can measure current across a shunt resistor with common-mode voltage ranges from -0.3 V to +26 V. The INA381 is capable of measuring low-side current sensing allowing enough margin below ground to accurately measure current through the load. One common application for low-side current sensing is a solenoid control application. As described in Figure 52, a typical high-voltage solenoid application consists of a high-voltage NMOS transistor, a low-ohmic shunt resistor connected to the source of the NMOS transistor, and a solenoid. A solenoid is often used for applications that control a relay that triggers an on-off state. As current flows through the solenoid, the current flowing through the copper windings generate a magnetic field around the iron that can be used to open or close a relay. Industrial valves, electromechanical relays, and PLC control relays are often built of solenoids, and the driver circuitry for solenoids are designed discretely, as shown in Figure 52.

A microcontroller unit is often used to control the duty cycle of the NMOS switch to control the position of the solenoid. By controlling the duty cycle of the solenoid driver, the current flowing through the solenoid can be controlled, which in turn can be used to perform position control. However, for applications that need two states, on and off, a microcontroller can be expensive and overkill. If a solenoid is located remotely in specific application, the routing of the current-sense amplifier signal back to the microcontroller can create additional overhead and often increase the cost of the application. The INA381 has a built-in comparator that <u>can be</u> programmed to assert an ALERT when the CMPIN signal exceeds the CMPREF threshold signal. The ALERT signal can be used to feed the ALERT signal back to the gate driver circuitry of the NMOS, which can disable the NMOS switch to turn the circuit off to protect from damage. Effective impedance of a solenoid is an inductor in series with a resistance. If the solenoid is prone to damage, the inductor can lose inductance and behave as a shorted resistor. If not protected, high current can flow through the solenoid and damage the system, causing permanent failure. The INA381, with an ALERT pin that responds in as fast as 10 µs, can be directly connected to the NMOS driver to remove power from the solenoid in the <u>event</u> of an overcurrent condition. When the load current decreases to less than the safe operating limit, the ALERT clears and enables safe operation of the solenoid. This design example can be used as a guideline to implement the INA381 for a solenoid application.

Based on Equation 4, the design example for the CMPREF voltage is 4 V. The threshold voltage is set using simple resistor dividers R1 and R2. R1 is set with 2.5 k $\Omega$ , and R2 is set with 10 k $\Omega$ . This 4-V threshold is set at the CMPREF pin. When the current exceeds 4 A, voltage on VOUT exceeds 4 V, and the ALERT pin asserts a low signal indicating a fault detection. The device is configured in transparent mode by connecting the RESET pin to ground. Because of this configuration, when the current signal falls below 4 A of current, the ALERT pin is pulled high and resets the fault detection, maintaining safe operation of the solenoid. This example explains a methodology where a solenoid can be self-protected and triggered based on a set, safe-operating, current threshold.

In this application, 4 A and higher are considered overcurrent conditions and some corrective action must be taken to prevent the current from destroying the system. The INA381 offers corrective action through an ALERT pin that can be tailored for a specific overcurrent condition through the CMPREF pin. To set the proper CMPREF value, a gain option and an  $R_{SENSE}$  value must first be determined. This design example uses a gain of 200 V/V and an  $R_{SENSE}$  value of 5 m $\Omega$ . CMPREF is calculated according to Equation 4 in this particular case. This value is calculated to be approximately 4 V. This value can be achieved through either a voltage divider or LDO. In this particular instance, the voltage divider was chosen.

CMPREF (V) = [Alert Threshold (A) × Shunt Resistor ( $\Omega$ ) + V<sub>OS</sub> (V)] × Gain

(4)



### 8.2.2.3 Application Curve



Figure 53. Low-Side Sensing Application Curve

## 9 Power Supply Recommendations

The device input circuitry accurately measures signals on common-mode voltages beyond the power-supply voltage,  $V_S$ . For example, the voltage applied to the VS+ power-supply pin can be 5 V, whereas the load power-supply voltage being monitored ( $V_{CM}$ ) can be as high as 26 V. The device can withstand the full –0.2-V to +26-V range at the input pins, regardless of whether the device has power applied or not.

Power-supply bypass capacitors are required for stability and must be placed as closely as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1  $\mu$ F. Applications with noisy or high-impedance power supplies can require additional decoupling capacitors to reject power-supply noise.

## 10 Layout

## 10.1 Layout Guidelines

- Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 µF. Add decoupling capacitance to compensate for noisy or high-impedance power supplies.
- Make sure that the thermal pad and GND are connected to a solid ground plane of the PCB.
- Pull up the open-drain output pin to the supply voltage rail through a 10-k $\Omega$  pullup resistor.

## 10.2 Layout Example



Figure 54. Recommended Layout for DSG Package







# **11** Device and Documentation Support

## **11.1 Documentation Support**

## 11.1.1 Related Documentation

For related documentation see the following:

• Texas Instruments, *REF31xx 15-ppm/°C Maximum, 100-μA, SOT-23 Series Voltage Reference* data sheet

• Texas Instruments, *INA381EVM* user's guide

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **11.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## **11.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



17-Oct-2019

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
INA381A1IDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1XM6	Samples
INA381A1IDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1XM6	Samples
INA381A1IDSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1HWY	Samples
INA381A1IDSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1HWY	Samples
INA381A2IDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1XN6	Samples
INA381A2IDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1XN6	Samples
INA381A2IDSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1HXY	Samples
INA381A2IDSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1HXY	Samples
INA381A3IDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1XO6	Samples
INA381A3IDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1XO6	Samples
INA381A3IDSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1HZY	Samples
INA381A3IDSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1HZY	Samples
INA381A4IDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1XP6	Samples
INA381A4IDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1XP6	Samples
INA381A4IDSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1I1Y	Samples
INA381A4IDSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1I1Y	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



17-Oct-2019

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA381A1IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA381A1IDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA381A1IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A1IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A2IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA381A2IDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA381A2IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A2IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A3IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA381A3IDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA381A3IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A3IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A4IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA381A4IDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA381A4IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A4IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Oct-2019



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA381A1IDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
INA381A1IDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
INA381A1IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA381A1IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
INA381A2IDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
INA381A2IDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
INA381A2IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA381A2IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
INA381A3IDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
INA381A3IDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
INA381A3IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA381A3IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
INA381A4IDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
INA381A4IDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
INA381A4IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA381A4IDSGT	WSON	DSG	8	250	210.0	185.0	35.0

# **DGS0010A**



# **PACKAGE OUTLINE**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



# DGS0010A

# **EXAMPLE BOARD LAYOUT**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGS0010A

# **EXAMPLE STENCIL DESIGN**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DSG 8

2 x 2, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# DSG0008A



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# DSG0008A

# **EXAMPLE BOARD LAYOUT**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# DSG0008A

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated