

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOC莫斯 HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOC莫斯 HE4000B Logic Package Outlines/Information HEF, HEC

HEF4024B MSI 7-stage binary counter

Product specification
File under Integrated Circuits, IC04

January 1995

7-stage binary counter**HEF4024B
MSI****DESCRIPTION**

The HEF4024B is a 7-stage binary ripple counter with a clock input (\overline{CP}), and overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (O_0 to O_6). The counter advances on the HIGH to LOW transition of \overline{CP} . A HIGH on MR clears all counter stages and forces all outputs LOW, independent of \overline{CP} . Each counter stage is a static toggle flip-flop.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

PINNING

\overline{CP}	clock input (HIGH to LOW triggered)
MR	master reset input
O_0 to O_6	buffered parallel outputs

APPLICATION INFORMATION

Some examples of applications for the HEF4024B are:

- Frequency dividers
- Time delay circuits

FAMILY DATA, I_{DD} LIMITS category MSI

See Family Specifications

HEF4024BP(N): 14-lead DIL; plastic
(SOT27-1)

HEF4024BD(F): 14-lead DIL; ceramic (cerdip)
(SOT73)

HEF4024BT(D): 14-lead SO; plastic
(SOT108-1)

(): Package Designator North America




Fig.3 Logic diagram.

7-stage binary counter

HEF4024B
MSI

AC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$; see also waveforms Fig.4

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays	$\overline{CP} \rightarrow O_0$ HIGH to LOW	t_{PHL}		100	200	ns
				40	75	ns
				25	50	ns
	LOW to HIGH	t_{PLH}		105	210	ns
				45	85	ns
				30	60	ns
	$O_n \rightarrow O_{n+1}$ HIGH to LOW	t_{PHL}		60	120	ns
				25	50	ns
				20	40	ns
	LOW to HIGH	t_{PLH}		50	100	ns
				20	40	ns
				15	30	ns
Output transition times	MR $\rightarrow O_n$ HIGH to LOW	t_{PHL}		120	240	ns
				45	90	ns
				30	60	ns
	HIGH to LOW	t_{THL}		60	120	ns
				30	60	ns
				20	40	ns
Minimum clock pulse width; HIGH	HIGH to LOW	t_{TLH}		60	120	ns
				30	60	ns
				20	40	ns
	LOW to HIGH	t_{THL}		60	120	ns
				30	60	ns
				20	40	ns
Minimum MR pulse width; HIGH	HIGH to LOW	t_{WMRH}		80	40	ns
				35	20	ns
				25	15	ns
	LOW to HIGH	t_{RMR}		20	10	ns
				15	5	ns
				15	5	ns
Recovery time for MR	LOW to HIGH	f_{max}		5	10	MHz
				13	25	MHz
				18	35	MHz

7-stage binary counter

HEF4024B
MSI

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$500 f_i + \sum (f_o C_L) \times V_{DD}^2$	where
	10	$2100 f_i + \sum (f_o C_L) \times V_{DD}^2$	f_i = input freq. (MHz)
	15	$5200 f_i + \sum (f_o C_L) \times V_{DD}^2$	f_o = output freq. (MHz) C_L = load cap. (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)




Fig.4 Waveforms showing propagation delays for MR to O_n and CP to O₀, minimum MR and CP pulse widths and recovery time for MR.