

www.ti.com SLAS840 – MARCH 2012

# 4-Channel High-Performance Differential Switch

Check for Samples: HD3SS3415

#### **FEATURES**

- Compatible with Multiple Interface Standards
   Operating up to 12Gbps Including PCI Express
   Gen III and USB 3.0
- Wide –3dB Differential BW of over 8GHz

RUMENTS

- Excellent Dynamic Characteristics (at 4GHz)
  - Crosstalk = -35dB
  - Off Isolation = -19dB
  - Insertion Loss = -1.5dB
  - Return Loss = -11dB
- VDD Operating Range 3.3 V ±10%
- Small 3.5 mm x 9.0 mm, 42-Pin TQFN Package
- Common Industry Standard Pinout

#### **APPLICATIONS**

- Desktop and Notebook PCs
- Server/Storage Area Networks
- PCI Express Backplanes
- Shared I/O Ports




Figure 1. HD3SS3415 Pinout & Switch Flow Through Routing

#### **DESCRIPTION**

The HD3SS3415 is a high-speed passive switch capable of switching four differential channels, including applications such as two full PCI Express x1 lanes from one source to one of two target locations in a PC/server application. With its bidirectional capability the HD3SS3415 will also support applications that allow connections between one target and two source devices, such as a shared peripheral between two platforms. The HD3SS3415 has a single control line (SEL Pin) which can be used to control the signal path between Port A and either Port B or Port C.

The HD3SS3415 is offered in an industry standard 42-pin QFN package available in a common footprint shared by several other vendors. The device is specified to operate from a single supply voltage of 3.3V over the full industrial temperature range of -40°C to 85°C

The HD3SS3415 is a generic 4-CH high speed mux/demux type of switch that can be used for routing high-speed signals between two different locations on a circuit board. Although it was designed specifically to address PCI Express Gen III applications, the HD3SS3415 will also support several other high-speed data protocols with a differential amplitude of <1800mVpp and a common mode voltage of <2.0V, as with USB 3.0 and DisplayPort 1.2. The device's one select input (SEL) pin can easily be controlled by an available GPIO pin within a system or from a micro-controller.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





#### ORDERING INFORMATION(1)


PART NUMBER	PART MARKING	PACKAGE			
HD3SS3415RUAR	HD3SS3415	42-pin RUA Reel (Large)			
HD3SS3415RUAT	HD3SS3415	42-pin RUA Reel (Small)			

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com

#### Table 1. HD3SS3415 Control Logic

CONTROL PIN (SEL)	PORT A TO PORT B CONNECTION STATUS	PORT A TO PORT C CONNECTION STATUS
L (Default State)	Connected	Disconnected
Н	Disconnected	Connected

#### **FUNCTIONAL DIAGRAM**



#### **PIN FUNCTIONS**

			1 11 1 0110110110					
PIN	PIN NAME	1/0	DESCRIPTION					
	SWITCH PORT A							
1 2	1 A0+ I/O		Port A, Channel 0, High Speed Positive Signal Port A, Channel 0, High Speed Negative Signal					
5 6	A1+ A1–	I/O	Port A, Channel 1, High Speed Positive Signal Port A, Channel 1, High Speed Negative Signal					



SLAS840-MARCH 2012 www.ti.com

#### **PIN FUNCTIONS (continued)**

PIN	PIN NAME	I/O	DESCRIPTION
10 11	A2+ A2-	I/O	Port A, Channel 2, High Speed Positive Signal Port A, Channel 2, High Speed Negative Signal
14 15	A3+ A3-	I/O	Port A, Channel 3, High Speed Positive Signal Port A, Channel 3, High Speed Negative Signal
	*		SWITCH PORT B
37 36	B0+ B0-	I/O	Port B, Channel 0, High Speed Positive Signal IPort B, Channel 0, High Speed Negative Signal
33 32	B1+ B1-	I/O	Port B, Channel 1, High Speed Positive Signal Port B, Channel 1, High Speed Negative Signal
28 27	B2+ B2-	I/O	Port B, Channel 2, High Speed Positive Signal Port B, Channel 2, High Speed Negative Signal
24 23	B3+ B3-	I/O	Port B, Channel 3, High Speed Positive Signal Port B, Channel 3, High Speed Negative Signal
	ii.	II.	SWITCH PORT C
3 4	C0+ C0-	I/O	Port C, Channel 0, High Speed Positive Signal Port C, Channel 0, High Speed Negative Signal
7 8	C1+ C1-	I/O	Port C, Channel 1, High Speed Positive Signal Port C, Channel 1, High Speed Negative Signal
12 13	C2+ C2-	I/O	Port C, Channel 2, High Speed Positive Signal Port C, Channel 2, High Speed Negative Signal
16 17	C3+ C3-	I/O	Port C, Channel 3, High Speed Positive Signal Port C, Channel 3, High Speed Negative Signal
	ii.	CC	ONTROL, SUPPLY, AND NO CONNECT
30	SEL	1	Select between port B or port C. Internally tied to GND via 100kΩ resistor
9, 19, 26, 34, 41 VDD Supply		Supply	Positive power supply voltage
18, 20, 22, 29, 38, 40, 42, Center Pad	GND	Supply	Negative power supply voltage
21, 25, 31, 35, 39	NC		Electrically not connected

# Table 2. MUX Pin Connections (1)


PORT A CHANNEL	PORT B OR PORT C CHANNEL CONNECTED TO PORT A CHANNEL					
	SEL = L	SEL = H				
A0+	B0+	C0+				
A0-	B0-	C0-				
A1+	B1+	C1+				
A1–	B1-	C1-				
A2+	B2+	C2+				
A2-	B2-	C2-				
A3+	B3+	C3+				
A3-	B3-	C3-				

<sup>(1)</sup> The HD3SS3415 can tolerate polarity inversions for all differential signals on Ports A, B and C. Care should be taken to ensure the same polarity is maintained on Port A vs. Port B/C.

SLAS840 – MARCH 2012 www.ti.com

# TEXAS INSTRUMENTS

#### TYPICAL APPLICATION



## **ABSOLUTE MAXIMUM RATINGS**(1)(2)

Over operating free-air temperature range (unless otherwise noted)

		VA	LUE	UNIT
		MIN	MAX	UNIT
Supply voltage range (V <sub>DD</sub> )	Absolute minimum/maximum supply voltage range	-0.5	4	V
Valtana	Differential I/O	-0.5	4	V
Voltage range	Control pin (SEL)	-0.5	VDD+0.5	_ v
Electropatetic dischause	Human body model <sup>(3)</sup>		±4,000	V
Electrostatic discharge	Charged-device model <sup>(4)</sup>		±1,500	V

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

#### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	HD3SS3415	LIMITO
	THERMAL METRIC	42-PIN TQFN (RUA)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	53.8	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	38.2	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	21.9	00 111
$\theta_{JB}$	Junction-to-board thermal resistance	27.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.6	
ΨЈВ	Junction-to-board characterization parameter	27.3	
Device P	rower Dissipation (P <sub>D</sub> )	15.5 (Typ) 21.6 (Max)	mW

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

<sup>(3)</sup> Tested in accordance with JEDEC/ESDA JS-001-2011

<sup>(4)</sup> Tested in accordance with JEDEC JESD22 C101-E



www.ti.com

## **RECOMMENDED OPERATING CONDITIONS**

Typical values for all parameters are at  $V_{DD}$  = 3.3V and  $T_A$  = 25°C. (Temperature limits are specified by design)

71	i	7 \		,	J /	
			MIN	TYP	MAX	UNIT
$V_{DD}$	Supply voltage		3.0	3.3	3.6	V
V <sub>IH</sub>	Input high voltage (SEL Pin)		2.0		VDD	V
$V_{IL}$	Input low voltage (SEL Pin)		-0.1		0.8	V
$V_{I/O\_Diff}$	Differential voltage (differential pins)	Switch I/O diff voltage	0		1.8	VPP
V <sub>I/O_CM</sub>	Common voltage (differential pins)	Switch I/O common mode voltage	0		2.0	V
T <sub>A</sub>	Operating free-air temperature	Ambient temperature	-40		85	°С

#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
DEVICE PA	ARAMETERS		*		*		
I <sub>IH</sub>	Input High Voltage (SEL)	$V_{DD} = 3.6 \text{ V}; V_{IN} = VDD$			95	μA	
I <sub>IL</sub>	Input Low Voltage (SEL)	V <sub>DD</sub> = 3.6 V; V <sub>IN</sub> = GND			1	μA	
Leakage Current (Differential		$V_{DD}$ = 3.6 V; $V_{IN}$ = 0 V; $V_{OUT}$ = 2 V ( $I_{LK}$ On OPEN outputs) [Ports B and C]			130		
ILK	I/O pins)	$V_{DD}$ = 3.6 V, $V_{IN}$ = 2 V; $V_{OUT}$ = 0 V ( $I_{LK}$ On OPEN outputs) [Port A]			4	μA	
I <sub>DD</sub>	Supply Current	$V_{DD} = 3.6 \text{ V}$ ; SEL = $V_{DD}$ /GND; Outputs Floating		4.7	6	mA	
C <sub>ON</sub>	Outputs ON Capacitance	V <sub>IN</sub> = 0 V; Outputs Open; Switch ON		1.5		pF	
C <sub>OFF</sub>	Outputs OFF Capacitance	V <sub>IN</sub> = 0 V; Outputs Open, Switch OFF		1		pF	
R <sub>ON</sub>	Output ON resistance	$V_{DD} = 3.3 \text{ V}$ ; $V_{CM} = 0.5 \text{ V}$ to 1.5 V ; $I_{O} = -8 \text{ mA}$		5	8	Ω	
AD	On resistance match between channels	$V_{DD} = 3.3 \text{ V} ; -0.35 \text{ V} \le V_{IN} \le 1.2 \text{ V}; I_{O} = -8 \text{ mA}$			2	Ω	
ΔR <sub>ON</sub>	On resistance match between pairs of the same channel			0.7	Ω		
R <sub>FLAT_ON</sub>	On resistance flatness (R <sub>ON(MAX)</sub> – R <sub>ON(MAIN)</sub>	$V_{DD} = 3.3 \text{ V}; -0.35 \text{ V} \le V_{IN} \le 1.2 \text{ V}$			1.15	Ω	
DEVICE PA	ARAMETERS (Continued) R <sub>SC</sub> a	and $R_{LOAD}$ = 50 $\Omega$ and $C_L$ = 50 pF unless otherwise n	oted				
t <sub>PD</sub>	Switch propagation delay	Rsc and $R_{LOAD} = 50\Omega$			85	ps	
	SEL-to-switch Ton	December 500		70	250		
	SEL-to-switch Toff	Rsc and $R_{LOAD} = 50\Omega$		70	250	ns	
T <sub>SKEW_Inter</sub>	Inter-pair output skew (CH-CH)	Rsc and $R_{LOAD} = 50\Omega$			20	ps	
T <sub>SKEW_Intra</sub>	Intra-pair output skew (bit-bit)				8	ps	
	Differential return loss (VCM =	f = 0.3 MHz		-28			
$R_L$	0V)	f = 2500 MHz		-12		dB	
	Also see typical plots section	f = 4000 MHz		-11			
	Differential Crosstalk(VCM =	f = 0.3 MHz		-90			
X <sub>TALK</sub>	0V)	f = 2500 MHz		-39		dB	
	Also see typical plots section	f = 4000 MHz		-35			
	Differential Off-Isolation(VCM	f = 0.3 MHz		<b>-75</b>			
O <sub>IRR</sub>	= 0V)	f = 2500 MHz		-22		dB	
	Also see typical plots section	f = 4000 MHz		-19			
	Differential Insertion Loss	f = 0.3 MHz	-0.5				
IL	(VCM = 0V)	f = 2500 MHz		-1.1		dB	
	Also see typical plots section	f = 4000 MHz		-1.5			
BW	Band Width	At –3 dB		8		GHz	

SLAS840 – MARCH 2012 www.ti.com

#### **TEST TIMING DIAGRAMS**

## Select to Switch Output On (Ton) and Off (Toff)






Figure 2. Switch On/Off Timing Diagram

#### **Propagation Delay and Skew**





 $T_{SKEWInter}$  = Difference between  $t_{PD}$  for any two pairs of outputs

 $T_{SKEWIntra}$  = Difference between  $t_{P1}$  and  $t_{P2}$  of same pair

Figure 3. Propagation Delay Timing Diagram and Test Setup

Submit Documentation Feedback

INSTRUMENTS



www.ti.com

# TYPICAL PERFORMANCE PLOTS







Figure 4. Differential Insertion Loss

Figure 5. Differential Return Loss






Figure 6. Differential Crosstalk

Figure 7. Differential Off Isolation

#### **SOURCE EYE DIAGRAM**




Figure 8. Source Eye Diagram Test Setup




Figure 9. 10Gbps Source Eye Diagram at A:  $V_{ID} = 800 \text{mVpp}$ ;  $2^7-1 \text{ PRBS}$ ;  $V_{CM}=0V$ 

SLAS840 – MARCH 2012 www.ti.com



#### **TYPICAL PERFORMANCE PLOTS (continued)**




Figure 10. Output Eye Diagram Test Setup





Figure 11. 10Gbps Output Eye Diagram at A:  $V_{ID}$  = 800mVpp;  $2^7$ -1 PRBS;  $V_{CM}$ = 0V;  $V_{DD}$ = 3.3v; SEL= 0V

#### **CROSS TALK MEASUREMENT SETUP**




Submit Documentation Feedback



www.ti.com

# TYPICAL PERFORMANCE PLOTS (continued) OFF ISOLATION MEASUREMENT SETUP









23-Mar-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
HD3SS3415RUAR	ACTIVE	WQFN	RUA	42	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAGLevel-2-260C-1 YEAR		
HD3SS3415RUAT	ACTIVE	WQFN	RUA	42	250	Green (RoHS & no Sb/Br)	CU NIPDAUAGI	_evel-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


#### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

I	Device	Package	Package	Pins	SPQ	Reel	Reel	Α0	В0	K0	P1	W	Pin1
		Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
	HD3SS3415RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1
	HD3SS3415RUAT	WQFN	RUA	42	250	180.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1


**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HD3SS3415RUAR	WQFN	RUA	42	3000	367.0	367.0	38.0
HD3SS3415RUAT	WQFN	RUA	42	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## RUA (R-PWQFN-N42)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



# RUA (R-PWQFN-N42)

## PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Applications

**Products** Audio www.ti.com/audio **Amplifiers** amplifier.ti.com **Data Converters** dataconverter.ti.com **DLP® Products** www.dlp.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com

www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity Automotive and Transportation www.ti.com/automotive www.ti.com/communications Communications and Telecom Computers and Peripherals www.ti.com/computers Consumer Electronics www.ti.com/consumer-apps **Energy and Lighting** www.ti.com/energy Industrial www.ti.com/industrial Medical www.ti.com/medical Security www.ti.com/security

Space, Avionics and Defense www.ti.com/space-avionics-defense Video and Imaging www.ti.com/video

e2e.ti.com

**TI E2E Community**