## HCPL-3020/HCPL-0302

### 0.4 Amp Output Current IGBT Gate Drive Optocoupler



# **Data Sheet**

### Description

The HCPL-3020 and HCPL-0302 consist of a GaAsP LED optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate-controlled devices. The voltage and current supplied by this optocoupler makes it ideally suited for directly driving small or medium power IGBTs. For IGBTs with higher ratings, the HCPL-0314/3140 (0.6 A), HCPL-3150 (0.6 A) or HCPL-3120 (2.5 A) gate drive opto-couplers can be used.

### **Functional Diagram**



Truth Table						
LED	Vo					
OFF	LOW					
ON	HIGH					

Note:

A 0.1 uF bypass capacitor must be connected between pins V<sub>CC</sub> and V<sub>EE</sub>.

### Features

- 0.4 A maximum peak output current
- 0.2 A minimum peak output current
- High speed response: 0.7 µs maximum propagation delay over temperature range
- Ultra high CMR: minimum 10 kV/ $\mu$ s at V<sub>CM</sub> = 1000 V
- · Bootstrappable supply current: maximum 3 mA
- Wide operating temperature range: -40°C to 100°C
- Wide  $V_{CC}$  operating range: 10 V to 30 V over temperature range
- Available in DIP 8 and SO-8 packages
- Safety approvals: UL approval, 3750 V<sub>RMS</sub> for 1 minute
- CSA approval
- IEC/EN/DIN EN 60747-5-2 approval V<sub>IORM</sub> = 630 V<sub>PEAK</sub> (HCPL-3020), V<sub>IORM</sub> = 566 V<sub>PEAK</sub> (HCPL-0302)

### Applications

- Isolated IGBT/power MOSFET gate drive
- AC and brushless DC motor drives
- Industrial inverters
- Air conditioner
- Washing machine
- Induction heater for cooker
- Switching power supplies (SPS)

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and /or degradation which may be induced by ESD.

### **Ordering Information**

Specify part number followed by option number (if desired).

### Example:

HCPL-3020-XXXX



#### HCPL-0302-XXXX



### Package Outline Drawings HCPL-3020 Standard DIP Package



#### HCPL-3020 Gull Wing Surface Mount Option 300





DIMENSIONS IN MILLIMETERS (INCHES). LEAD COPLANARITY = 0.10 mm (0.004 INCHES).







TOTAL PACKAGE LENGTH (INCLUSIVE OF MOLD FLASH) 5.207  $\pm$  0.254 (0.205  $\pm$  0.010)

DIMENSIONS IN MILLIMETERS (INCHES). LEAD COPLANARITY = 0.10 mm (0.004 INCHES) MAX.



NOTE: FLOATING LEAD PROTUSION IS 0.25 mm (10 mils) MAX.



NOTE: FLOATING LEAD PROTUSION IS 0.15 mm (6 mils) MAX.

**Solder Reflow Temperature Profile** 



Note: Use of non-chlorine-activated fluxes is highly recommended





 $T_{smax} = 200$  °C,  $T_{smin} = 150$  °C

Note: Use of non-chlorine-activated fluxes is highly recommended

### **Regulatory Information**

The HCPL-0302/3020 has been approved by the following organizations:

### IEC/EN/DIN EN 60747-5-2

Approved under: IEC 60747-5-2:1997 + A1:2002 EN 60747-5-2:2001 + A1:2002 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01. (Option 060 only)

### UL

Approval under UL 1577, component recognition program up to  $V_{\text{ISO}}=3750\,V_{\text{RMS}}.$  File E55361.

### CSA

Approval under CSA Component Acceptance Notice #5, File CA 88324.

### IEC/EN/DIN EN 60747-5-2 Insulation Characteristics (HCPL-3020 and HCPL-0302 Option 060)

Description	Symbol	HCPL-3020	HCPL-0302	Unit
Installation Classification per DIN VDE 0110/1.89, Table 1				
for Rated Mains Voltage 150 V <sub>rms</sub>		I – IV	I – IV	
for Rated Mains Voltage 300 V <sub>rms</sub>		–	–	
for Rated Mains Voltage 600 V <sub>rms</sub>		–		
Climatic Classification		55/100/21	55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	2	
Maximum Working Insulation Voltage	VIORM	630	566	Vpeak
Input to Output Test Voltage, Method b <sup>[1]</sup>				
$V_{IORM} x 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec,				
Partial Discharge < 5 pC	V <sub>PR</sub>	1181	1050	Vpeak
Input to Output Test Voltage, Method a <sup>[1]</sup>				
$V_{IORM} \ge 1.5 = V_{PR}$ , Type and Sample Test, $t_m = 60$ sec,				
Partial Discharge < 5 pC	V <sub>PR</sub>	945	840	Vpeak
Highest Allowable Overvoltage				
(Transient Overvoltage t <sub>ini</sub> = 10 sec)	VIOTM	6000	4000	Vpeak
Safety-Limiting Values – Maximum Values Allowed in the Event of a				
Failure.				
Case Temperature	Ts	175	150	°C
Input Current <sup>[2]</sup>	Is, INPUT	230	150	mA
Output Power <sup>[2]</sup>	Ps, output	600	600	mW
Insulation Resistance at T <sub>S</sub> , $V_{IO} = 500 V$	Rs	>10 <sup>9</sup>	>10 <sup>9</sup>	Ω

 Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-2), for a detailed description of Method a and Method b partial discharge test profiles.

2. Refer to the following figure for dependence of  $\mathsf{P}_{\mathsf{S}}$  and  $\mathsf{I}_{\mathsf{S}}$  on ambient temperature.



### Insulation and Safety Related Specifications

Parameter	Symbol	HCPL-3020	HCPL-03	302 Units	Condition	s			
Minimum External Air Gap	L(101)	7.1	4.9	mm	Measured from input terminals to outp				
(Clearance)					terminals, shortest distance through air				
Minimum External Tracking	L(102)	7.4	4.8	mm	Measured from input terminals to outpu				
(Creepage)					terminals,	shortest dist	ance path a	along	
					body.				
Minimum Internal Plastic Ga	р	0.08	0.08	mm	5	sulation dis			
(Internal Clearance)						usually the	5		
						petween the	emitter an	d	
					detector.				
Tracking Resistance	CTI	>175	>175	V	DIN IEC 112	2/VDE 0303	Part 1		
(Comparative Tracking									
Index)					Marcalo				
Isolation Group Illa Illa			IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)				
Absolute Maximum Rating	S								
Absolute Maximum Rating Parameter	S			Symbol	Min.	Max.	Units	Note	
	S			<b>Symbol</b> T <sub>S</sub>		<b>Max.</b> 125	Units °C	Note	
Parameter	s				Min.			Note	
Parameter Storage Temperature	S			Ts	<b>Min.</b> –55	125	°C	Note 1	
Parameter Storage Temperature Operating Temperature		se width, 300	) pps)	T <sub>S</sub> T <sub>A</sub>	<b>Min.</b> –55	125 100	°C °C		
Parameter Storage Temperature Operating Temperature Average Input Current		se width, 300	pps)	T <sub>S</sub> T <sub>A</sub> IF(AVG)	<b>Min.</b> –55	125 100 20	°C °C mA		
Parameter Storage Temperature Operating Temperature Average Input Current Peak Transient Input Current		se width, 300	) pps)	T <sub>S</sub> T <sub>A</sub> IF(AVG) IF(TRAN)	<b>Min.</b> –55	125 100 20 1.0	°C ℃ mA A		
Parameter Storage Temperature Operating Temperature Average Input Current Peak Transient Input Current Reverse Input Voltage		se width, 300	pps)	T <sub>S</sub> T <sub>A</sub> IF(AVG) IF(TRAN) V <sub>R</sub>	<b>Min.</b> –55	125 100 20 1.0 5	°C ℃ mA A V	1	
Parameter Storage Temperature Operating Temperature Average Input Current Peak Transient Input Current Reverse Input Voltage "High" Peak Output Current		se width, 300	) pps)	Ts TA IF(AVG) IF(TRAN) VR IOH(PEAK)	<b>Min.</b> –55	125 100 20 1.0 5 0.4	°C °C mA A V A	1	
Parameter Storage Temperature Operating Temperature Average Input Current Peak Transient Input Current Reverse Input Voltage "High" Peak Output Current "Low" Peak Output Current		se width, 300	pps)	T <sub>S</sub> T <sub>A</sub> IF(AVG) IF(TRAN) V <sub>R</sub> IOH(PEAK) IOL(PEAK)	<b>Min.</b> -55 -40	125 100 20 1.0 5 0.4 0.4	°C °C mA A V A A	1	
Parameter Storage Temperature Operating Temperature Average Input Current Peak Transient Input Current Reverse Input Voltage "High" Peak Output Current "Low" Peak Output Current Supply Voltage		se width, 300	) pps)	Ts TA IF(AVG) IF(TRAN) VR IOH(PEAK) IOL(PEAK) VCC – VEE	Min. -55 -40 -0.5	125 100 20 1.0 5 0.4 0.4 35	°C °C mA A V A A V A V	1	
Parameter Storage Temperature Operating Temperature Average Input Current Peak Transient Input Current Reverse Input Voltage "High" Peak Output Current "Low" Peak Output Current Supply Voltage Output Voltage		se width, 300	) pps)	Ts TA IF(AVG) IF(TRAN) VR IOH(PEAK) IOL(PEAK) VCC – VEE VO(PEAK)	Min. -55 -40 -0.5	125 100 20 1.0 5 0.4 0.4 35 Vcc	°C °C mA A V A A V V V V	1 2 2	
Parameter Storage Temperature Operating Temperature Average Input Current Peak Transient Input Current Reverse Input Voltage "High" Peak Output Current "Low" Peak Output Current Supply Voltage Output Voltage Output Power Dissipation		se width, 300	) pps)	Ts TA IF(AVG) IF(TRAN) VR IOH(PEAK) IOL(PEAK) VCC – VEE VO(PEAK) PO PI	Min. -55 -40 -0.5 -0.5	125 100 20 1.0 5 0.4 0.4 35 V <sub>CC</sub> 250	°C °C MA A V A A V V V V V W mW	1 2 2 3 4	

### **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply	V <sub>CC</sub> - V <sub>EE</sub>	10	30	V	
Input Current (ON)	I <sub>F(ON)</sub>	7	12	mA	
Input Voltage (OFF)	V <sub>F(OFF)</sub>	-3.0	0.8	V	
Operating Temperature	TA	-40	100	°C	

### **Electrical Specifications (DC)**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions Fig.		
Note								
High Level Output Current	ЮН	0.15			А	$V_O = V_{CC} - 4$		5
		0.2	0.3		А	$V_O = V_{CC} - 10$	2	2
Low Level Output Current	I <sub>OL</sub>	0.15			А	$V_{O} = V_{EE} + 2.5$		5
		0.2	0.3		А	$V_O = V_{EE} + 10$	4	2
High Level Output Voltage	V <sub>OH</sub>	V <sub>CC</sub> – 4	V <sub>CC</sub> – 1.8		V	$I_{O} = -100 \text{ mA}$	1	6, 7
Low Level Output Voltage	V <sub>OL</sub>		0.4	1	V	l <sub>O</sub> = 100 mA	3	
High Level Supply Current	ICCH		0.7	3	mA	$I_0 = 0 \text{ mA}$	5,6	14
Low Level Supply Current	ICCL		1.2	3	mA	$I_0 = 0 \text{ mA}$		
Threshold Input Current Low to High	I <sub>FLH</sub>			6	mA	$I_0 = 0 \text{ mA},$	7, 13	
Threshold Input Voltage High to Low	V <sub>FHL</sub>	0.8			V	- V <sub>O</sub> > 5 V		
Input Forward Voltage	VF	1.2	1.5	1.8	V	$I_F = 10 \text{ mA}$	14	
Temperature Coefficient of Input	DV <sub>F</sub> /DT <sub>A</sub>		-1.6		mV/°C	_		
Forward Voltage								
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5			V	$I_R = 10 \ \mu A$		
Input Capacitance	CIN		60		рF	f = 1 MHz,		
						$V_F = 0 V$		

### Over recommended operating conditions unless otherwise specified.

### Switching Specifications (AC)

### Over recommended operating conditions unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High	<b>t</b> PLH	0.1	0.2	0.7	μs	$R_g = 75\Omega, C_g = 1.5 \text{ nF},$	8, 9	14
Output Level						f = 10 kHz, Duty Cycle = 50%	b, 10, 11	
						$I_F = 7 \text{ mA}, V_{CC} = 30 \text{ V}$	12, 15	5
Propagation Delay Time to Low	t <sub>PHL</sub>	0.1	0.2	0.7	μs			
Output Level								
Propagation Delay Difference	PDD	-0.5		0.5	μs			10
Between Any Two Parts or Channels								
Rise Time	t <sub>R</sub>		50		ns			
Fall Time	t <sub>F</sub>		50		ns			
Output High Level Common Mode	CM <sub>H</sub>	10			kV/μs	T <sub>A</sub> = 25°C, V <sub>CM</sub> = 1000 V	16	11
Transient Immunity								
Output Low Level Common Mode	CML	10			kV/μs		16	12
Transient Immunity								

#### **Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig. Note
Input-Output Momentary	Viso	3750			V <sub>rms</sub>	T <sub>A</sub> = 25°C, RH < 50%	8, 9
Withstand Voltage							
Input-Output Resistance	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	$V_{I-O} = 500 V$	9
Input-Output Capacitance	CI-O		0.6		pF	Freq = 1 MHz	

#### Notes:

- 1. Derate linearly above 70°C free air temperature at a rate of 0.3 mA/°C.
- 2. Maximum pulse width = 10  $\mu$ s, maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with  $I_0$  peak minimum = 0.2 A. See Application section for additional details on limiting  $I_{OL}$  peak.
- 3. Derate linearly above 85°C, free air temperature at the rate of 4.0 mW/°C.
- 4. Input power dissipation does not require derating.
- 5. Maximum pulse width = 50  $\mu$ s, maximum duty cycle = 0.5%.
- 6. In this test, V<sub>OH</sub> is measured with a DC load current. When driving capacitive load V<sub>OH</sub> will approach V<sub>CC</sub> as I<sub>OH</sub> approaches zero amps.
- 7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage >4500 V<sub>rms</sub> for 1 second (leakage detection current limit I<sub>I-O</sub> < 5 μA). This test is performed before 100% production test for partial discharge (method B) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.</li>
- 9. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
- 10. PDD is the difference between  $t_{PHL}$  and  $t_{PLH}$  between any two parts or channels under the same test conditions.
- 11. Common mode transient immunity in the high state is the maximum tolerable  $|dV_{CM}/dt|$  of the common mode pulse  $V_{CM}$  to assure that the output will remain in the high state (i.e.  $V_O > 6.0 V$ ).
- 12. Common mode transient immunity in a low state is the maximum tolerable  $|dV_{CM}/dt|$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a low state (i.e.  $V_O < 1.0$  V).
- 13. This load condition approximates the gate load of a 1200 V/20 A IGBT.
- 14. The power supply current increases when operating frequency and C<sub>g</sub> of the driven IGBT increases.







Figure 1. VOH vs. temperature.

Figure 2. VOH vs. IOH.

Figure 3. Vol vs. temperature.







Figure 4. Vol vs. lol.

Figure 5. Icc vs. temperature.









Figure 7. IFLH vs. temperature.



Figure 9. Propagation delay vs. IF.









Figure 11. Propagation delay vs. Rg.

Figure 12. Propagation delay vs. Cg.



Figure 13. Transfer characteristics.



Figure 14. Input current vs. forward voltage.



Figure 15. Propagation delay test circuits and waveforms.





Figure 16. CMR test circuits and waveforms.

### Applications Information Eliminating Negative IGBT Gate Drive

To keep the IGBT firmly off, the HCPL-3020 and HCPL-0302 have a very low maximum VoL specification of 1.0 V. Minimizing  $R_q$  and the lead inductance from the HCPL-3020 or HCPL-0302 to the IGBT gate and emitter (possibly by mounting the HCPL-3020 or HCPL-0302 on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 17. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the HCPL-3020 or HCPL-0302 input as this can result in unwanted coupling of transient signals into the input of HCPL-3020 or HCPL-0302 and degrade performance. (If the IGBT drain must be routed near the HCPL-3020 or HCPL-0302 input, then the LED should be reverse biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-3020 or HCPL-0302.



Figure 17. Recommended LED drive and application circuit for HCPL-3020 and HCPL-0302.

#### Selecting the Gate Resistor (Rg) for HCPL-3020

**Step 1:** Calculate R<sub>g</sub> minimum from the I<sub>OL</sub> peak specification. The IGBT and R<sub>g</sub> in Figure 17 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-3020.

$$R_{g} \leq \frac{V_{CC} - V_{OL}}{I_{OLPEAK}}$$
$$= \frac{24 - 1}{0.4}$$
$$= 57.5 \Omega$$

The V<sub>OL</sub> value of 1 V in the previous equation is the V<sub>OL</sub> at the peak current of 0.4 A. (See Figure 4).

**Step 2:** Check the HCPL-3020 power dissipation and increase R<sub>g</sub> if necessary. The HCPL-3020 total power dissipation (P<sub>T</sub>) is equal to the sum of the emitter power (P<sub>E</sub>) and the output power (P<sub>O</sub>).

 $P_{T} = P_{E} + P_{O}$   $P_{E} = I_{F} \cdot V_{F} \cdot \text{Duty Cycle}$   $P_{O} = P_{O(BIAS)} + P_{O(SWITCHING)} = I_{CC} \cdot V_{CC} + E_{SW} (R_{g};Q_{g}) \cdot f$   $= (I_{CCBIAS} + K_{ICC} \cdot Q_{g} \cdot f) \cdot V_{CC} + E_{SW} (R_{g};Q_{g}) \cdot f$ 

where  $K_{ICC} \cdot Q_g \cdot f$  is the increase in  $I_{CC}$  due to switching and  $K_{ICC}$  is a constant of 0.001 mA/(nC\*kHz). For the circuit in Figure 17 with  $I_F$  (worst case) = 10 mA,  $R_g = 57.5 \Omega$ , Max Duty Cycle = 80%,  $Q_g = 100$  nC, f = 20 kHz and  $T_{AMAX} = 85^{\circ}C$ :

 $P_E = 10 \text{ mA} \cdot 1.8 \text{ V} \cdot 0.8 = 14 \text{ mW}$ 

 $P_0 = [3 \text{ mA} + (0.001 \text{ mA/nC} \cdot \text{kHz}) \cdot 20 \text{ kHz} \cdot 100 \text{ nC}] \cdot 24 \text{ V} + 0.3 \mu \text{J} \cdot 20 \text{ kHz}$ 

= 126 mW < 250 mW (P<sub>O(MAX)</sub>) @ 85°C

The value of 3 mA for I<sub>CC</sub> in the previous equation is the max. I<sub>CC</sub> over entire operating temperature range.

Since P<sub>O</sub> for this case is less than P<sub>O(MAX)</sub>,  $R_q = 57.5 \Omega$  is alright for the power dissipation.



Figure 18. Energy dissipated in the HCPL-3020 and HCPL-0302 and for each IGBT switching cycle.

# LED Drive Circuit Considerations for Ultra High CMR Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 19. The HCPL-3020 and HCPL-0302 improve CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 20. This capacitive coupling causes

1 2 CLEDP 3 CLEDP 6 6 4

Figure 19. Optocoupler input to output capacitance model for unshielded optocouplers.



Figure 21. Equivalent circuit for figure 15 during common mode transient.



Figure 23. Recommended LED drive circuit for ultra-high CMR IPM dead time and propagation delay specifications.

perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 17), can achieve 10 kV/µs CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.



Figure 20. Optocoupler Input to output capacitance model for shielded optocouplers.



Figure 22. Not recommended open collector drive circuit.

### CMR with the LED On (CMR<sub>H</sub>)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 7 mA provides adequate margin over the maximum I<sub>FLH</sub> of 6 mA to achieve 10 kV/ $\mu$ s CMR.

### CMR with the LED Off (CMRL)

A high CMR LED drive circuit must keep the LED off ( $V_F$  ( $V_{F(OFF)}$ ) during common mode transients. For example, during a -dV<sub>CM</sub>/dt transient in Figure 21, the current flowing through C<sub>LEDP</sub> also flows through the R<sub>SAT</sub> and V<sub>SAT</sub> of the logic gate. As long as the low state voltage developed across the logic gate is less than V<sub>F(OFF)</sub> the LED will remain off and no common mode failure will occur.

The open collector drive circuit, shown in Figure 22, cannot keep the LED off during a  $+dV_{CM}/dt$  transient, since all the current flowing through  $C_{LEDN}$  must be supplied by the LED, and it is not recommended for applications requiring ultra high CMR<sub>1</sub> performance. The alternative drive circuit, which likes the recommended application circuit (Figure 17), does achieve ultra high CMR performance by shunting the LED in the off state.

### **Dead Time and Propagation Delay Specifications**

The HCPL-3020 and HCPL-0302 include a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time high and low side power transistors are off. Any overlap in QI and Q2 conduction will result in large currents flowing through the power devices from the high voltage to the low-voltage motor rails. To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 24. The amount of delay necessary to achieve this condition is equal to the maximum value of the propagation delay difference specification, PDD max, which is specified to be 500 ns over the operating temperature range of -40° to 100°C.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specification as shown in Figure 25. The maximum dead time for the HCPL-3020 and HCPL-0302 is 1 ms (=  $0.5 \ \mu s - (-0.5 \ \mu s)$ ) over the operating temperature range of  $-40^{\circ}$ C to  $100^{\circ}$ C.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.



\*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 24. Minimum LED skew for zero dead time.



\*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 25. Waveforms for dead time.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Pte. in the United States and other countries. Data subject to change. Copyright © 2006 Avago Technologies Pte. All rights reserved. Obsoletes 5989-2947EN AV01-0367EN - August 2, 2006

