# **FL7740**

# **Constant-Voltage Primary-Side-Regulation PWM Controller for Power Factor Correction**

The FL7740 provides accurate CV regulation in the steady state with differentiated dynamic function to minimize overshoot and undershoot of output voltage in line and load transient condition. Standby power is less than 0.3 W for smart lighting application and power factor is higher than 0.9 even at half load condition when enabling PF optimizer for wide output power scalability.

Startup time is less than 0.2 sec with built-in high voltage startup circuit and output voltage quickly reaches to the target CV level by loop gain transition technique during startup.

Various protections such as over load, output diode short, sensing resistor short, output short and output over voltage protection guarantee high system reliability.

#### Features

- Wide universal input range (90  $V_{AC} \sim 305 V_{AC}$ ) •
- Precise CV regulation in the steady state :  $< \pm 3$  %
- CV regulation in the load transient :  $< \pm 10$  %
- Overshoot-less fast HV start up time ( < 0.2 sec )
- Low standby power
- PF higher than 0.9 at high-line and half load by PF optimizer
- Pulse-by-pulse current limit
- Output short protection
- Output over voltage protection
- Output diode short protection
- Sensing resistor short & open protection
- Over load protection

### **Typical Applications**

- LED Lighting System
- AC-DC Adapters, TVs, Monitors
- Off Line Appliances Requiring Power Factor Correction



## **ON Semiconductor®**

www.onsemi.com











#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.



Figure 1. Application Schematic



Figure 2. Simplified Block Diagram

### **PIN FUNCTION DESCRIPTION**

Pin No.	Pin Name	Function	Description
1	VDD	IC Supply	IC operating current and MOSFET driving current are supplied using this pin.
2	GND	Ground	Controller ground pin.
3	GATE	PWM Driver Output	This pin uses the internal totem-pole output driver to drive the power MOSFET.
4	CS	Current Sense	Connected to a current sense resistor to detect the MOSFET current for pulse-by- pulse current limit.
5	VS	Voltage Sense	This pin is connected to the auxiliary winding of the transformer via a resistor divider to detect the output voltage.
6	PF	Power Factor	This pin is connected to a resistor to optimize power factor.
7	BIAS	Internal Circuit BIAS	Bypass pin for the internal supply, which powers all control circuitry on the IC.
8	COMV	Loop Compensation	This pin is connected to a capacitor between COMV and GND for compensation.
9	NC	No Connection	
10	HV	High Voltage	This pin is connected to the rectified input voltage via a resistor for fast startup.

#### MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
HV Pin Voltage Range	V <sub>HV(MAX)</sub>	560	V
VDD, GATE Pin Voltage Range	V <sub>MV(MAX)</sub>	-0.3 to 30	V
COMV, PF, BIAS, VS, CS Pin Voltage Range	V <sub>LV(MAX)</sub>	-0.3 to 6	V
VS, CS Pin Negative Pulse Voltage at $I_{LV}$ < 0.2 A and $t_{PULSE}$ < 300 ns	V <sub>LV(PULSE)</sub>	-1.5	V
Maximum Power Dissipation (T <sub>A</sub> < 50°C)	P <sub>D(MAX)</sub>	663	mW
Maximum Junction Temperature	T <sub>J(max)</sub>	150	°C
Storage Temperature Range	T <sub>STG</sub>	-55 to 150	°C
Junction-to-Ambient Thermal Impedance	R <sub>eja</sub>	158	°C/W
Junction-to-Case Thermal Impedance	R <sub>eJC</sub>	39	°C/W
ESD Capability, Human Body Model (Note $3$ )	ESD <sub>HBM</sub>	2	kV
ESD Capability, Charged Device Model (Note 3)	ESD <sub>CDM</sub>	2	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe 1.

2. Operating parameters.

This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114) 3. ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

Latchup Current Maximum Rating: ≤150 mA per JEDEC standard: JESD78

#### **RECOMMENDED OPERATING RANGES** (Note 4)

Rating	Symbol	Min	Max	Unit			
Ambient Temperature	T <sub>A</sub>	-40	125	°C			

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses 4. beyond the Recommended Operating Ranges limits may affect device reliability.

# ELECTRICAL CHARACTERISTICS

wise specified

$V_{DD} = 18 \text{ V and } T_J = -40 \sim 125^{\circ}\text{C} \text{ unless oth}$		<b>a</b> · ·		-		
Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
VDD Section				1	1	r
Turn-On Threshold Voltage		V <sub>DD-ON</sub>	14.5	16.0	17.5	V
Turn-Off Threshold Voltage	V <sub>DD-OFF</sub>	6.75	7.75	8.75	V	
Operating Current	$C_{LOAD} = 1 \text{ nF}, V_{DD} = 18 \text{V}$	I <sub>DD-OP</sub>	3	5	6.5	mA
Operating Current during Auto Restart		I <sub>DD-AR</sub>	0.3		1	mA
V <sub>DD</sub> Over-Voltage-Protection		V <sub>DD-OVP</sub>	24	25	26	V
V <sub>BIAS</sub> Voltage		V <sub>BIAS</sub>	4.85	5.00	5.15	V
GATE Section				-		
Output Voltage Low		V <sub>OL</sub>			0.2	V
Output Voltage High	V <sub>DD</sub> = 18 V	V <sub>OH</sub>	17.8			V
Peak Sourcing Current	Design guaranteed $C_{LOAD} = 1 \text{ nF}, V_{DD} = 20 \text{ V}$ $C_{LOAD} = 1 \text{ nF}, V_{DD} = 23 \text{ V}$	I <sub>source</sub>		180 210		mA
Peak Sinking Current	Design guaranteed $C_{LOAD} = 1 \text{ nF}, V_{DD} = 20 \text{ V}$ $C_{LOAD} = 1 \text{ nF}, V_{DD} = 23 \text{ V}$	I <sub>sink</sub>		385 435		mA
Rising Time	C <sub>LOAD</sub> = 1 nF	tr	110	150	190	ns
Falling Time	C <sub>LOAD</sub> = 1 nF	t <sub>f</sub>	40	60	80	ns
HV Section						
Supply Current From HV Pin	$V_{HV} = 560 \text{ V},  V_{DD} = 0 \text{ V}$	I <sub>HV</sub>	3		9	mA
Leakage Current after Startup		I <sub>HV-LC</sub>		1	10	μA
JFET Regulation Time at Startup	Design guaranteed	t <sub>R-JFET</sub>	400	500	600	ms
V <sub>DD</sub> High Limit during JFET Regulation		V <sub>DD-JFET-HL</sub>	17.5	19.0	20.5	V
V <sub>DD</sub> Low Limit during JFET Regulation		V <sub>DD-JFET-LL</sub>	15.5	17.0	18.5	V
PWM Section					•	
Min. Turn-on Time Min. Limit	Design guaranteed	T <sub>ON-MIN-MIN</sub>		0.40		μs
Min. Turn-on Time Max. Limit	Design guaranteed	T <sub>ON-MIN-MAX</sub>		2.0		μs
Max. Turn-on Time	Design guaranteed	T <sub>ON-MAX</sub>		23.3		μs
Oscillator Section						
Max. Frequency		f <sub>MAX</sub>	60	65	70	kHz
Min. Frequency		f <sub>MIN</sub>	0.72	0.80	0.88	kHz
Current Sense Section		I	1	1	1	
Leading-Edge Blanking Time	Design guaranteed	t <sub>LEB</sub>		300		ns
Propagation Delay to GATE	Design guaranteed	t <sub>PD</sub>	50	100	150	ns
Voltage Sense Section			1	1	1	
t <sub>DIS</sub> Blanking Time at VS Sampling	Design guaranteed	t <sub>DIS-BNK</sub>	0.95	1.00	1.05	μs
VS Clamping Voltage		Vvs-clamp				V
	I <sub>vs</sub> =1 mA I <sub>vs</sub> =10 μA	VO OLI UNIT	-0.1		0.35	-
Feedback Section						
Reference voltage		V <sub>REF</sub>	3.465	3.5	3.535	V
	•			•		

## ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
CV Regulation Tolerance		CV <sub>REGULATION</sub>				%
	$V_{VS} = 3.5 V, T_J = 25 °C$		-0.7		+0.7	
Transpoordustones	V <sub>VS</sub> = 3.5 V, T <sub>J</sub> = -40~125 °C		-1.2	20	+1.2	umbo
Transconductance		g <sub>M</sub>	16	20	24	µmho
COMV Sink Current	$V_{VS} = 4 V$	I <sub>COMV-SINK</sub>	8	10	12	μA
COMV Source Current	V <sub>VS</sub> = 3 V		8	10	12	μA
COMV High Voltage		V <sub>COMV-HGH</sub>	4.7			V
COMV Low Voltage		V <sub>COMV-LOW</sub>			0.1	V
Start Sequence Section				1	1	
Soft Start Time	Design guaranteed	t <sub>soft-start</sub>		25.6		ms
SS1 Minimum Time	Design guaranteed	t <sub>SS1-MIN</sub>		2		ms
SS1 Maximum Time	Design guaranteed	t <sub>SS1-MAX</sub>		100		ms
SS21 Time	Design guaranteed	t <sub>SS21</sub>		45		ms
SS22 Maximum Time	Design guaranteed	t <sub>SS22</sub>		30		ms
Dynamic Section						
DYN Reference Set Threshold		$V_{\text{DYN-REF-SET}}$	0.72	0.80	0.88	V
DYN Reference Set Time	Design guaranteed	t <sub>DYN-REF-SET</sub>		5		μs
OV Reference 5	Design guaranteed	V <sub>OV-REF5</sub>		+20		%
OV Reference 4		V <sub>OV-REF4</sub>	+14	+15	+16	%
OV Reference 3		V <sub>OV-REF3</sub>	+9	+10	+11	%
OV Reference 2		V <sub>OV-REF2</sub>	+4.7	+5.7	+6.7	%
OV Reference 1		V <sub>OV-REF1</sub>	+1.86	+2.86	+3.86	%
UV Reference 1		V <sub>UV-REF1</sub>	-3.86	-2.86	-1.86	%
UV Reference 2		V <sub>UV-REF2</sub>	-6.7	-5.7	-4.7	%
UV Reference 3	Design guaranteed	V <sub>UV-REF3</sub>		-10		%
Protection Section				•	•	
Auto Restart Delay Time	Design guaranteed	t <sub>AR</sub>		3		s
VS Ouptut Short Hys. Voltage 'H'		V <sub>VS-OS-H</sub>	0.85	0.90	0.95	V
VS Ouptut Short Hys. Voltage 'L'		V <sub>VS-OS-L</sub>	0.65	0.70	0.75	V
OSP Delay Time	Design guaranteed	t <sub>OSP-DELAY</sub>		35		ms
High Current Limit Threshold		V <sub>CS-HIGH-CL</sub>	1.13	1.20	1.27	V
Low Current Limit Threshold		V <sub>CS-LOW-CL</sub>	0.15	0.20	0.25	V
Over Current Protection Voltage		V <sub>CS-OCP</sub>		1.8		V
CS Threshold Voltage for SRSP		V <sub>CS-SRSP</sub>	0.040	0.075	0.125	V
Max. Turn-on Time for SRSP		t <sub>TON-MAX-SRSP</sub>				μs
	$I_{VS} = 100 \text{ uA}$		7.5	10.0	12.5	
	I <sub>VS</sub> = 700 uA		1.3	1.6	1.9	
Threshold Temperature for OTP Junction Temperature Hysteresis	Design guaranteed Design guaranteed	T <sub>OTP</sub> T <sub>OTP-HYS</sub>		150 30		℃ ℃



Figure 5 VDD-OFF vs. Temperature







Т

Υ

20

19

18

∑<sup>17</sup> NO-00 > 16 > 15

14

Ρ

L

С

Α

L

С

н

Α







С

120 140

S



Figure 6 Vcs-HIGH-CL vs. Temperature

FL7740

R

С

6.0

5.8 5.6

5.4

Α

т

Ε

R

L

S

т

L

120 140



Figure 9 CVREGULATION vs. Temperature





Figure 12 VUV-REF1 vs. Temperature





0 20 40 60 80 100 TJ, JUNCTION TEMPERATURE (°C)

Figure 14 VUV-REF2 vs. Temperature



6.2

6.1

6.0

5.9

5.4

5.3

5.2

-40

-20

V<sub>OV-REF2</sub> (%) 5.8 5.7 5.6 5.5

Figure 11 Vov-REF1 vs. Temperature

0 20 40 60 80 100 TJ, JUNCTION TEMPERATURE (°C) 120 140

С

L

S

#### **APPLICATION INFORMATION**

#### General

FL7740 is high power factor flyback controller with accurate primary side constant voltage regulation for smart LED lighting and AC-DC adapter, TV & monitors application. Precise output voltage detection and dynamic function manage good CV regulation. Startup is fast with internal HV biasing circuit with overshoot-less gain control. It guarantees high system reliable protection functions such as output over voltage, output short, over load, over current and thermal shut down protections.

#### **Constant Voltage Regulation**

VS pin detects output voltage information (= $V_{EAV}$ ) during secondary side diode conduction time and internal gm amplifier regulates the detected voltage at 3.5 V.

#### **Dynamic Response at Load Transient**

At load transient condition,  $V_{EAV}$  is shortly out of regulation due to the narrow PFC loop bandwidth. When  $V_{EAV}$  is far from 3.5 V regulation reference, duty is quickly changed to bring the  $V_{EAV}$  back to 3.5 V by dynamic control function.

#### HV biasing at startup

Internal HV biasing circuit quickly charges external VDD capacitor to begin IC operation at plug-in. After 500 ms initial time, HV biasing stops for low standby power.

#### Overshoot-less gain control at startup

Once IC operation starts, feedback loop is dominantly controlled in proportional gain to speed up the output capacitor charging. Once output voltage is settled down close to the regulation target, gain control is smoothly changed to integration gain with no output voltage overshoot.

#### **Digital PF optimizer**

FL7740 compensates input current phase shift caused by EMI filter capacitor current in a half line period. With sophisticated digital PF optimizer, FL7740 significantly improves power factor in the wide load range.

#### Pulse-by-pulse current limit

When CS pin voltage reaches to 1.2 V current limit reference, GATE turn-on is terminated to limit primary peak current.

#### Auto Restart at Protection

Once protection is triggered, IC operation stops for 3 sec and begin the operation for auto restart.

#### **Output Short Protection**

When  $V_{EAV}$  is less than 0.7 V continuously for 35 ms, output short protection is triggered.

#### **Output Over Voltage Protection**

When  $V_{EAV}$  is higher than  $V_{VS-OVP}$  threshold or VDD is higher than  $V_{DD-OVP}$ , output over voltage protection is triggered.

#### **Output Diode Short Protection**

Once output diode is short circuited, high di/dt in the primary winding is occurred by leakage inductance. Once CS pin voltage reaches to 1.7 V, switching is shut down.

#### **Sensing Resistor Short Protection**

At first switching, sensing resistor short condition is monitored by detecting CS pin voltage. If CS is less than 75 mV during first GATE turn-on time, sensing resistor short protection is triggered.

#### **Over Load Protection**

When output is over loaded, pulse-by-pulse current limit event is occurred. If this event lasts for 60 half line cycles, over load protection is triggered.

#### Thermal Shut Down

If internal junction temperature is higher than 150°C, protection is triggered and released with 30°C hysteresis.

#### Primary Side Constant Voltage Regulation

FL7740 utilizes auxiliary winding to detect output voltage during secondary side diode conduction time ( $=T_{DIS}$ ). The true output voltage level without secondary diode forward voltage drop is at the end of secondary diode conduction time. In order to detect the right output voltage, 85% of  $T_{DIS}$  at previous switching cycle is sampling time for  $V_{EAV}$  detection at current switching cycle.



Figure 15. Primary Side Regulation



Figure 16. VEAV Detection

The sampled  $V_{EAV}$  is compared with 3.5 V  $V_{REF}$  at the input of the error amplifier. Several hundreds nF capacitor is connected to the output of the error amplifier at COMV pin to keep feedback loop slow in PFC control. COMV voltage controls duty to regulate  $V_{EAV}$  same as  $V_{REF}$  in the system.

Turn-on time is controlled by both COMV voltage and  $V_{IN,PK}$  information in line feedforward operation in order to keep the constant COMV voltage in the wide input voltage range. So, turn-on time is proportional to COMV voltage and inversely proportional to  $V_{IN,PK}$ .

### Startup

After plug-in, external VDD capacitor is quickly charged by internal HV biasing supply. Even after VDD is higher than 16 V  $V_{DD-ON}$ , internal HV biasing is still enabled for 500 ms, so HV biasing can relieve VDD capacitor discharging until auxiliary winding builds up VDD voltage.

In order to speed up large output capacitor charging without overshoot, FL7740 starts with proportional gain

during startup sequence (SS1 + SS2) by using internal resistive load at the output of the error amplifier. In SS1, CCM prevent operation is enabled for the initial 2 ms. When output voltage is 0 V, deep CCM could be entered at initial startup and CS could touch OCP level with startup failure. So, pulse-by-pulse current limit is 0.2 V and switching frequency is 22 kHz during the 2 ms CCM prevent time. Also, duty is gradually increased for 26 ms for soft startup. Once 5 V pulled-up COMV voltage drops less than 4.5 V as  $V_{EAV}$  is close to  $V_{REF}$ , SS1 is ended. Maximum SS1 time is limited up to 100 ms.

In SS2,  $V_{COMV}$  drops from 5 V and goes into p-gain steady state in which  $V_{EAV}$  is little bit lower than  $V_{REF}$ due to the error amplifier input error in p-gain. Once pgain steady state is settled down in 45 ms, SS2 is finished at min.  $V_{COMV}$  range not to make overshoot when transitioning to i-gain after SS2. FL7740 ends SS2 by monitoring  $V_{IN}$  1.5 ms after  $V_{IN.PK}$  detection moment where  $V_{COMV}$  is generally in the min. range.



Figure 17. Startup Sequence

### **Dynamic CV Regulation**

Due to the narrow loop bandwidth, PFC controller generally does not guarantee good CV regulation at load transient. Especially in secondary side regulation. primary side controller does not know the output voltage level and it only monitors the output of feedback signal through opto-coupler. Therefore, output voltage undershoot is severely happened at no to full load transient in the conventional SSR PFC control. In order to overcome this, FL7740 utilizes the benefit of PSR with ON semiconductor's proprietary dynamic duty control by monitoring the output voltage. For example, when VEAV is less than VUVDEN (Under Voltage Dynamic Enable threshold), duty is quickly increased not to allow undershoot anymore. Once VEAV rises higher than VUVD.DIS (Under Voltage Dynamic Disable threshold), duty quickly drops and follows COMV voltage. During the VEAV hiccup operation, COMV voltage slowly increases and dynamic operation is terminated when COMV voltage is close to steady state level.



Figure 18. Dynamic Function Block



Figure 19. No to full load transient



Figure 20. Full to no load transient

In case of OVD (Over Voltage Dynamic) function, it has two enable levels ( $V_{OVD,EN1}$  and  $V_{OVD,EN2}$ ). If output voltage overshoot at load transient is too high,  $V_{EAV}$ increases to  $V_{OVD,EN2}$  passing by  $V_{OVD,EN1}$ . Duty quickly drops when reaching  $V_{OVD,EN1}$  and drops to min. level at once not to allow severe output over voltage when  $V_{EAV}$ increases higher than  $V_{OVD,EN2}$ .

FL7740 provides two sets of dynamic triggering threshold. When user prefers narrow output voltage variation at load transient with large output capacitor, SET0 can be selected without capacitor at PF pin. If wider output voltage variation is allowed and output capacitor should be small due to system size, SET1 can be selected with connection of capacitor around 0.5 nF at PF pin. FL7740 detects capacitance at PF pin at the beginning of switching startup and maintains the SET# until UVLO is triggered. During the 1st switching, PF pin is pulled down to 0 V. In the 2nd switching, PF pull down is disabled and PF voltage is monitored 5 us after 2nd switching period begins. If the PF voltage is higher than 0.8 V V<sub>DYN-REF-SET</sub>, SET0 is decided. If not, SET1 is determined.

	V <sub>VS.OVP</sub>	VOVD.EN2	V <sub>OVD.EN1</sub>	V <sub>OVD.DIS</sub>	V <sub>UVD.DIS</sub>	V <sub>UVD.EN</sub>
$\begin{array}{c} V_{OV\text{-}REF5} \\ +20\% V_{REF} \end{array}$	SET1					
$\begin{array}{c} V_{OV\text{-}REF4} \\ +15\% V_{REF} \end{array}$	SET0	SET1				
$\begin{array}{c} V_{OV\text{-}REF3} \\ +10\% V_{REF} \end{array}$		SET0	SET1			
$\begin{array}{c} V_{OV\text{-}REF2} \\ +5.7\% V_{REF} \end{array}$			SET0	SET1		
$\begin{array}{c} V_{OV\text{-}REF1} \\ +2.9\% V_{REF} \end{array}$				SET0		
V <sub>UV-REF1</sub> -2.9%V <sub>REF</sub>					SET0	
$\begin{array}{c} V_{UV\text{-REF2}} \\ \text{-5.7\%} V_{REF} \end{array}$					SET1	SET0
V <sub>UV-REF3</sub> -10%V <sub>REF</sub>						SET1
	-	-	•	•	•	•

Dynamic Threshold at SET0 and SE
----------------------------------

#### **Digital PF Optimizer**

As line voltage increases and output load decreases, PF is degraded due to the effect of EMI filter capacitor charging/discharging current. Input current is the sum of EMI Filter capacitor current and flyback input current. Whether the flyback input current is exactly in-phase sinusoidal current with line voltage, 90° phase shifted EMI filter cap current worsens displacement factor of the overall system input current.

The ON semiconductor's proprietary PF optimizer accurately compensates the EMI filter capacitor current and improves PF more than 0.1 at high line and half load condition.

The calculation coefficient in the PF optimizer is externally programmable by supplying a certain level of voltage at PF pin with external resistive divider from 5 V BIAS pin. Before 1<sup>st</sup> switching, FL7740 converts the PF voltage into digital value without switching noise and keeps the digital value for the coefficient until UVLO is triggered.

Recommended  $V_{PF}$  is in Equation 1, where  $L_M$  is magnetizing inductance and  $C_{EMI}$  is total EMI filter capacitance.

$$V_{\rm PF} = 5 \times 10^9 \times L_M \times C_{EMI} + 1.5$$
 (eq. 1)

As  $V_{PF}$  increases, the coefficient in the PF optimizer calculation is larger with better PF, but THD is worse due to the input current distortion at input voltage zero cross. Therefore,  $V_{PF}$  adjustment by changing PF resistors is recommended to bring the best PF and THD performance to meet user's target. When  $V_{PF}$  is lower than 1.5 V, PF optimizer is disabled.



Figure 21. With PF Optimizer



Figure 22. Without PF Optimizer

#### Protection

Auto-restart

Once protection is triggered, FL7740 terminates switching and internal 3 sec counter makes delay time. In 3 sec, VDD voltage is regulated between 17 V and 19 V by internal HV biasing not to fall in UVLO. After 3 sec, VDD falls down to 7.75 V V<sub>DD-OFF</sub> and IC is reset





Figure 23. Auto Restart

• Output Over Voltage Protection Output over voltage is hardly triggered due to the powering limit by dynamic function. But, in the abnormal condition, output OVP is triggered when  $V_{EAV}$ is higher than 4.0 V @ SET0 / 4.2 V @ SET1 for 4 switching cycles or VDD voltage is higher than 25 V for 10 us delay.

• Output Short Protection

At output short condition,  $V_{EAV}$  is less than 0.7 V. If this condition lasts for continuous 35 ms switching time, OSP is triggered.

• Over Current Protection

When CS voltage is higher than 1.8 V over the 1.2 V pulse-by-pulse current limit, protection is immediately triggered. OCP protects output diode short, sensing resistor open and transformer saturation condition.

Sensing Resistor Short Protection

1<sup>st</sup> switching is 0.2 V current mode. If CS doesn't reach over 75 mV threshold during 1<sup>st</sup> turn-on time, SRSP is triggered. Max. turn-on time at 1<sup>st</sup> switching is inversely proportional to input voltage to limit the primary peak current.

Over Load Protection

At over load condition, CS reaches to 1.2 V pulse-bypulse current limit. FL7740 generates internal ZC (Zero Cross) signal and OLP is triggered if the event (1.2V current limit event between the two close ZC signals) is occurred for consecutive 60 ZC signals.



#### Figure 24. Over Load Protection

Thermal Shut Down

When internal junction temperature is higher than 150°C, TSD is triggered and protection is released when the junction temperature drops under 120°C.



## Single layer PCB layout guidance

### **ORDERING INFORMATION**

Device	Package	Shipping
FL7740MX	10 Lead SOIC, JDEC MS-012, 150" Narrow Body	Tape and Reel



ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor is product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the edesi

#### PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative