# MOSFET - Power, Single N-Channel, TOLL

40 V, 0.95 mΩ, 300 A

# FDBL9403-F085T6

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- Small Footprint (TOLL) for Compact Design
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage			$V_{DSS}$	40	V
Gate-to-Source Voltage	Gate-to-Source Voltage			+20/-16	>
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	300	Α
Current R <sub>θJC</sub> (Notes 1, 3)		T <sub>C</sub> = 100°C		217	
Power Dissipation		T <sub>C</sub> = 25°C	$P_{D}$	159.6	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		79.8	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	50	Α
Current R <sub>θJA</sub> (Notes 1, 2, 3)	Steady	T <sub>A</sub> = 100°C		36	
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	4.3	W
R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C		2.1	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	3565	Α
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C	
Source Current (Body Diode)		Is	330	Α	
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 35 A, L = 1 mH)		E <sub>AS</sub>	612.5	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	0.94	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	35	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted. Current is limited by bondwire configuration.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



# ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	0.95 m $\Omega$ @ 10 V	300 A



**N-CHANNEL MOSFET** 



H-PSOF8L CASE 100CU

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDBL9403-F085T6	H-PSOF8L (Pb-Free)	2000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Table 1. ELECTRICAL CHARACTERISTICS ( $T_J$  = 25°C unless otherwise noted)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Units
OFF CHARACTERISTICS	•			•	•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$I_D = 250 \mu\text{A},  V_{GS} = 0 \text{V}$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				22		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V	T <sub>J</sub> = 25°C			1	μΑ
			T <sub>J</sub> = 175°C		310		μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =	= +20/–16 V			±100	nA
ON CHARACTERISTICS (Note 4)				-			
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μA	2	2.8	4	V
Threshold Temperature Coefficient	V <sub>GS(th)</sub> /T <sub>J</sub>				-7.1		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I	<sub>D</sub> = 50 A		0.84	0.95	mΩ
CHARGES, CAPACITANCES & GATE I	RESISTANCE	•			<u> </u>		
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 100 KHz			6985		pF
Output Capacitance	C <sub>oss</sub>				3720		pF
Reverse Transfer Capacitance	C <sub>rss</sub>	1			68		pF
Gate Resistance	R <sub>g</sub>	V <sub>GS</sub> = 0.5 V, f = 1 MHz			1.1		Ω
Total Gate Charge	Q <sub>G(tot)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 20 V, I <sub>D</sub> = 50 A			108		nC
Threshold Gate Charge	Q <sub>G(th)</sub>	V <sub>GS</sub> = 0 to 2 V			13		nC
Gate-to-Source Gate Charge	Q <sub>gs</sub>	V <sub>DD</sub> = 22 V, I <sub>D</sub> = 50 A			28		nC
Gate-to-Drain "Miller" Charge	Q <sub>gd</sub>				23		nC
Plateau Voltage	$V_{GP}$				4.4		V
SWITCHING CHARACTERISTICS (Note	e 5)	•		<u>'</u>	•	•	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{GS}$ = 10 V, $V_{DD}$ = 20 V, $I_{D}$ = 50 A, $R_{GEN}$ = 6 $\Omega$			33		ns
Turn-On Rise Time	t <sub>r</sub>				56		ns
Turn-Off Delay Time	t <sub>d(off)</sub>				84		ns
Turn-Off Fall Time	t <sub>f</sub>				39		ns
DRAIN-SOURCE DIODE CHARACTER	ISTICS	•		•			
Source-to-Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 50 A, V	<sub>GS</sub> = 0 V		0.79	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	$V_{GS}$ = 0 V, $dI_S/d_t$ = 100 A/ $\mu$ s, $I_S$ = 50 A			84		ns
Charge Time	t <sub>a</sub>				54		ns
Discharge Time	t <sub>b</sub>				30		ns
Reverse Recovery Charge	Q <sub>rr</sub>				172		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

# **TYPICAL CHARACTERISTICS**




Figure 13.  $G_{FS}$  vs.  $I_D$ 





Figure 14. Transient Thermal Impedance

#### **PACKAGE DIMENSIONS**


# H-PSOF8L 11.68x9.80 CASE 100CU



#### 9,80 10.00 Α **♦** 0.20**M** C A B (8.00)1.90 2.10 ╫╫╫ 5.19 4.73 -0.10 2.60 (2X) (7.15) 6.55 6.75 5.89 3.30 (2X) -1,20 0.65 3.75

BOTTOM VIEW

# LAND PATTERN RECOMMENDATION



DETAIL "B"

#### NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE A, DATED NOVEMBER 2009.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

ON Semiconductor Website: www.onsemi.com

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada

echnical Support: Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

For additional information, please contact your local Sales Representative