

# FAN3100C / FAN3100T Single 2 A High-Speed, Low-Side Gate Driver

### Features

- 3 A Peak Sink/Source at V<sub>DD</sub> = 12 V
- 4.5 to 18 V Operating Range
- 2.5 A Sink / 1.8 A Source at V<sub>OUT</sub> = 6 V
- Dual-Logic Inputs Allow Configuration as Non-Inverting or Inverting with Enable Function
- Internal Resistors Turn Driver Off If No Inputs
- 13 ns Typical Rise Time and 9 ns Typical Fall-Time with 1 nF Load
- Choice of TTL or CMOS Input Thresholds
- MillerDrive<sup>™</sup> Technology
- Typical Propagation Delay Time Under 20 ns with Input Falling or Rising
- 6-Lead, 2x2 mm MLP or 5-Pin, SOT23 Packages
- Rated from –40°C to 125°C Ambient

### **Applications**

- Sw itched-Mode Pow er Supplies (SMPS)
- High-Efficiency MOSFET Switching
- Synchronous Rectifier Circuits
- DC-to-DC Converters
- Motor Control

### Description

The FAN3100 2 A gate driver is designed to drive an Nchannel enhancement-mode MOSFET in low-side switching applications by providing high peak current pulses during the short switching intervals. The driver is available with either TTL (FAN3100T) or CMOS (FAN3100C) input thresholds. Internal circuitry provides an under-voltage lockout function by holding the output LOW until the supply voltage is within the operating range. The FAN3100 delivers fast MOSFET switching performance, which helps maximize efficiency in highfrequency pow er converter designs.

FAN3100 drivers incorporate MillerDrive<sup>™</sup> architecture for the final output stage. This bipolar-MOSFET combination provides high peak current during the Miller plateau stage of the MOSFET turn-on / turn-off process to minimize sw itching loss, w hile providing rail-to-rail voltage sw ing and reverse current capability.

The FAN3100 also offers dual inputs that can be configured to operate in non-inverting or inverting mode and allow implementation of an enable function. If one or both inputs are left unconnected, internal resistors bias the inputs such that the output is pulled LOW to hold the pow er MOSFET off.

The FAN3100 is available in a lead-free finish, 2x2 mm, 6lead, Molded Leadless Package (MLP) for the smallest size with excellent thermal performance; or industrystandard, 5-pin, SOT23.



#### © 2007 Semiconductor Components Industries, LLC. December-2017, Rev. 2



# Figure 2. SOT23-5 (Top View)

# **Ordering Information**

Part Number	Input Threshold	Package	Packing Method	Quantity / Reel
FAN3100CMPX	CMOS	6-Lead, 2x2 mm MLP	Tape & Reel	3000
FAN3100CSX	CMOS	5-Pin, SOT23	Tape & Reel	3000
FAN3100TMPX	TTL	6-Lead, 2x2 mm MLP	Tape & Reel	3000
FAN3100TSX	ΠL	5-Pin, SOT23	Tape & Reel	3000

# **Package Outlines**





Figure 3. 6-Lead MLP (Top View)

# Thermal Characteristics<sup>(1)</sup>

Package	$\Theta_{JL}^{(2)}$	Θ <sub>J</sub> (3)	$\Theta_{JA}^{(4)}$	$\Psi_{JB}^{(5)}$	Ψ <sub>J</sub> <sup>(6)</sup>	Units
6-Lead, 2x2 mm Molded Leadless Package (MLP)	2.7	133	58	2.8	42	°C/W
SOT23-5	56	99	157	51	5	°C/W

### Notes:

- 1. Estimates derived from thermal simulation; actual values depend on the application.
- 2. Theta\_JL ( $\Theta_{JL}$ ): Thermal resistance betw een the semiconductor junction and the bottom surface of all the leads (including any thermal pad) that are typically soldered to a PCB.
- 3. Theta\_JT ( $\Theta_{JT}$ ): Thermal resistance betw een the semiconductor junction and the top surface of the package, assuming it is held at a uniform temperature by a top-side heatsink.
- Theta\_JA (Θ<sub>JA</sub>): Thermal resistance betw een junction and ambient, dependent on the PCB design, heat sinking, and airflow. The value given is for natural convection with no heatsink using a 2SP2 board, as specified in JEDEC standards JESD51-2, JESD51-5, and JESD51-7, as appropriate.
- 5. Psi\_JB ( $\Psi_{JB}$ ): Thermal characterization parameter providing correlation betw een semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 4. For the MLP-6 package, the board reference is defined as the PCB copper connected to the thermal pad and protruding from either end of the package. For the SOT23-5 package, the board reference is defined as the PCB copper adjacent to pin 2.
- 6. Psi\_JT ( $\Psi_{JT}$ ): Thermal characterization parameter providing correlation betw een the semiconductor junction temperature and the center of the top of the package for the thermal environment defined in Note 4.

# **Pin Definitions**

SOT23 Pin #	MLP Pin #	Name	Pin Description
1	3	VDD	Supply Voltage. Provides power to the IC.
	2	AGND	Analog ground for input signals (MLP only). Connect to PGND underneath the IC.
2		GND	Ground (SOT-23 only). Common ground reference for input and output circuits.
3	1	IN+	Non-Inverting Input. Connect to VDD to enable output.
4	6	IN-	Inverting Input. Connect to AGND or PGND to enable output.
5	4	OUT	<b>Gate Drive Output</b> : Held LOW unless required inputs are present and $V_{DD}$ is above UVLO threshold.
	Pad	Ы	<b>Thermal Pad</b> (MLP only). Exposed metal on the bottom of the package, which is electrically connected to pin 5.
	5	PGND	<b>Power Ground</b> (MLP only). For output drive circuit; separates switching noise from inputs.

# **Output Logic**

IN+	IN-	OUT
0 <sup>(7)</sup>	0	0
0 <sup>(7)</sup>	1 <sup>(7)</sup>	0
1	0	1
1	1 <sup>(7)</sup>	0

Note:

7. Default input signal if no external connection is made.



# Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	VDD to PGND	-0.3	20.0	V
V <sub>IN</sub>	Voltage on IN+ and IN- to GND, AGND, or PGND	GND - 0.3	$V_{DD} + 0.3$	V
V <sub>OUT</sub>	Voltage on OUT to GND, AGND, or PGND	GND - 0.3	$V_{DD}$ + 0.3	V
TL	Lead Soldering Temperature (10 Seconds)		+260	٥C
TJ	Junction Temperature	-55	+150	٥C
T <sub>STG</sub>	Storage Temperature	-65	+150	٥C

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	Supply Voltage Range	4.5	18.0	V
V <sub>IN</sub>	Input Voltage IN+, IN-	0	$V_{DD}$	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+125	٥C

### **Electrical Characteristics**

Unless otherwise noted,  $V_{DD} = 12 \text{ V}$ ,  $T_{J} = -40^{\circ}\text{C}$  to +125°C. Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Supply		-	-	-	-	-
V <sub>DD</sub>	Operating Range		4.5		18.0	V
	Supply Current	FAN3100C <sup>(8)</sup>		0.20	0.35	mA
DD	Inputs/EN Not Connected	FAN3100T		0.50	0.80	mA
V <sub>ON</sub>	Turn-On Voltage		3.5	3.9	4.3	V
$V_{\text{OFF}}$	Turn-Off Voltage		3.3	3.7	4.1	V
Inputs (FA	N3100T)					
$V_{\text{INL}_{\text{T}}}$	IN+, IN- Logic LOW Voltage, Maximum		0.8			V
$V_{\text{INH}_{\text{T}}}$	IN+, IN- Logic HIGH Voltage, Minimum				2.0	V
I <sub>IN+</sub>	Non-inverting Input	IN from 0 to V <sub>DD</sub>	-1		175	μA
I <sub>IN-</sub>	Inverting Input	IN from 0 to V <sub>DD</sub>	-175		1	μΑ
$V_{\text{HYS}}$	IN+, IN- Logic Hysteresis Voltage		0.2	0.4	0.8	V
Inputs (FA	N3100C)					
$V_{\text{INL}_{C}}$	IN+, IN- Logic LOW Voltage		30			$%V_{DD}$
$V_{\text{INH}_{\text{C}}}$	IN+, IN- Logic HIGH Voltage				70	$%V_{DD}$
I <sub>INL</sub>	IN Current, LOW	IN from 0 to V <sub>DD</sub>	-1		175	μA
I <sub>INH</sub>	IN Current, HIGH	IN from 0 to V <sub>DD</sub>	-175		1	μA
$V_{HYS_C}$	IN+, IN- Logic Hysteresis Voltage			17		$%V_{DD}$
Output	•					
I <sub>SINK</sub>	OUT Current, Mid-Voltage, Sinking <sup>(9)</sup>	OUT at $V_{DD}/2$ , $C_{LOAD} = 0.1 \ \mu$ F, f = 1 kHz		2.5		А
	OUT Current, Mid-Voltage, Sourcing <sup>(9)</sup>	OUT at $V_{DD}/2$ , $C_{LOAD} = 0.1 \ \mu\text{F}$ , f = 1 kHz		-1.8		А
PK_SINK	OUT Current, Peak, Sinking <sup>(9)</sup>	$C_{LOAD} = 0.1 \ \mu\text{F}, \text{ f} = 1 \ \text{kHz}$		3		А
IPK_SOURCE	OUT Current, Peak, Sourcing <sup>(9)</sup>	$C_{LOAD} = 0.1 \ \mu\text{F}, \text{ f} = 1 \ \text{kHz}$		-3		A
t <sub>RISE</sub>	Output Rise Time <sup>(10)</sup>	C <sub>LOAD</sub> = 1000 pF		13	20	ns
t <sub>FALL</sub>	Output Fall Time <sup>(10)</sup>	C <sub>LOAD</sub> = 1000 pF		9	14	ns
$t_{D1}, t_{D2}$	Output Prop. Delay, CMOS Inputs <sup>(10)</sup>	0 – 12 V <sub>IN</sub> ; 1 V/ns Slew Rate	7	15	28	ns
$t_{D1}, t_{D2}$	Output Prop. Delay, TTL Inputs <sup>(10)</sup>	$0-5 V_{IN}$ ; 1 V/ns Slew Rate	9	16	30	ns
RVS	Output Reverse Current Withstand <sup>(9)</sup>			500		mA

#### Notes:

8. Low er supply current due to inactive TTL circuitry.

9. Not tested in production.

10. See Timing Diagrams of Figure 7 and Figure 8.



FAN3100C / FAN3100T — Single 2 A High-Speed, Low-Side Gate Driver

# **Typical Performance Characteristics** Typical characteristics are provided at 25°C and $V_{DD}$ =12 V unless otherwise noted.



FAN3100C / FAN3100T — Single 2 A High-Speed, Low-Side Gate Driver

# **Typical Performance Characteristics** Typical characteristics are provided at 25°C and $V_{DD}$ =12 V unless otherwise noted.







8

Figure 18. Input Thresholds vs. Supply Voltage

Supply Voltage (V)

12

16

20



1.0

0

4

Typical characteristics are provided at 25°C and  $V_{DD}$ =12 V unless otherwise noted.



Figure 20. CMOS Input Thresholds vs. Temperature



Figure 22. UVLO Thresholds vs. Temperature





Figure 21. TTL Input Thresholds vs. Temperature



Figure 23. UVLO Hysteresis vs. Temperature



Figure 25. Propagation Delay vs. Supply Voltage

Typical characteristics are provided at 25°C and V<sub>DD</sub>=12 V unless otherwise noted.



Figure 26. Propagation Delay vs. Supply Voltage



Figure 28. Propagation Delay vs. Temperature









Figure 29. Propagation Delay vs. Temperature



Figure 31. Propagation Delay vs. Temperature

Typical characteristics are provided at 25°C and V<sub>DD</sub>=12 V unless otherwise noted.







Figure 34. Rise and Fall Time vs. Temperature





Figure 36. Rise / Fall Waveforms with 10 nF Load



Figure 33. Rise Time vs. Supply Voltage

Typical characteristics are provided at 25°C and V<sub>DD</sub>=12 V unless otherwise noted.



Figure 37. Quasi-Static Source Current with V<sub>DD</sub>=12 V



Figure 39. Quasi-Static Source Current with V<sub>DD</sub>=8 V





Figure 38. Quasi-Static Sink Current with V<sub>DD</sub>=12 V



Figure 40. Quasi-Static Sink Current with V<sub>DD</sub>=8 V

### Applications Information

#### Input Thresholds

The FAN3100 offers TTL or CMOS input thresholds. In the FAN3100T, the input thresholds meet industry-standard TTL logic thresholds, independent of the V<sub>DD</sub> voltage, and there is a hysteresis voltage of approximately 0.4 V. These levels permit the inputs to be driven from a range of input logic signal levels for which a voltage over 2 V is considered logic HIGH. The driving signal for the TTL inputs should have fast rising and falling edges with a slew rate of 6 V/µs or faster, so the rise time from 0 to 3.3 V should be 550 ns or less. With reduced slew rate, circuit noise could cause the driver input voltage to exceed the hysteresis voltage and retrigger the driver input, causing erratic operation.

In the FAN3100C, the logic input thresholds are dependent on the  $V_{DD}$  level and, with  $V_{DD}$  of 12 V, the logic rising edge threshold is approximately 55% of  $V_{DD}$  and the input falling edge threshold is approximately 38% of V<sub>DD</sub>. The CMOS input configuration offers a hysteresis voltage of approximately 17% of  $V_{DD}$ . The CMOS inputs can be used with relatively slow edges (approaching DC) if good decoupling and bypass techniques are incorporated in the system design to prevent noise from violating the input voltage hysteresis window. This allows setting precise timing intervals by fitting an R-C circuit between the controlling signal and the IN pin of the driver. The slow rising edge at the IN pin of the driver introduces a delay between the controlling signal and the OUT pin of the driver.

### Static Supply Current

In the I<sub>DD</sub> (static) typical performance graphs (Figure 9 -Figure 10 and Figure 15 - Figure 16), the curve is produced with all inputs floating (OUT is LOW) and indicates the lowest static  $I_{DD}$  current for the tested configuration. For other states, additional current flows through the 100 k $\!\Omega$  resistors on the inputs and outputs shown in the block diagrams (see Figure 5 - Figure 6). In these cases, the actual static  $I_{DD}$  current is the value obtained from the curves plus this additional current.

#### MillerDrive<sup>™</sup> Gate Drive Technology

FAN3100 drivers incorporate the MillerDrive™ architecture shown in Figure 42 for the output stage, a combination of bipolar and MOS devices capable of providing large currents over a wide range of supply voltage and temperature variations. The bipolar devices carry the bulk of the current as OUT swings between 1/3 to 2/3  $V_{\text{DD}}$  and the MOS devices pull the output to the high or low rail.

The purpose of the MillerDrive<sup>™</sup> architecture is to speed up switching by providing the highest current during the Miller plateau region when the gate-drain capacitance of the MOSFET is being charged or discharged as part of the turn-on turn-off 1 process. For applications that have zero voltage switching during the MOSFET turn-on or turn-off interval, the driver supplies high peak current for fast switching even though the Miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before the MOSFET is switched on.

The output pin slew rate is determined by  $V_{DD}$  voltage and the load on the output. It is not user adjustable, but if a slow er rise or fall time at the MOSFET gate is needed, a series resistor can be added.



#### Figure 42. MillerDrive™ Output Architecture Under-Voltage Lockout

The FAN3100 start-up logic is optimized to drive ground referenced N-channel MOSFETs with a under-voltage lockout (UVLO) function to ensure that the IC starts up in an orderly fashion. When  $V_{DD}$  is rising, yet below the 3.9 V operational level, this circuit holds the output LOW, regardless of the status of the input pins. After the part is active, the supply voltage must drop 0.2 V before the part shuts dow n. This hysteresis helps prevent chatter when low  $V_{DD}$  supply voltages have noise from the power switching. This configuration is not suitable for driving high-side P-channel MOSFETs because the low output voltage of the driver would turn the P-channel MOSFET on with  $V_{DD}$  below 3.9 V.

### VDD Bypass Capacitor Guidelines

To enable this IC to turn a power device on quickly, a local, high-frequency, bypass capacitor  $C_{\!\scriptscriptstyle \mathsf{BYP}}$  with low ESR and ESL should be connected betw een the VDD and GND pins with minimal trace length. This capacitor is in addition to bulk electrolytic capacitance of 10µF to 47µF often found on driver and controller bias circuits.

A typical criterion for choosing the value of  $C_{BYP}$  is to keep the ripple voltage on the  $V_{DD}$  supply  $\leq 5\%$ . Often this is achieved with a value ≥ 20 times the equivalent load capacitance  $C_{EQV}$ , defined here as  $Q_{gate}/V_{DD}$ . Ceramic capacitors of 0.1µF to 1µF or larger are common choices, as are dielectrics, such as X5R and X7R, which have good temperature characteristics and high pulse current capability.

If circuit noise affects normal operation, the value of  $C_{\text{BYP}}$ may be increased to 50-100 times the  $C_{EQV}$ , or  $C_{BYP}$  may be split into two capacitors. One should be a larger value, based on equivalent load capacitance, and the other a smaller value, such as 1-10 nF, mounted closest to the VDD and GND pins to carry the higher-frequency components of the current pulses.

#### Layout and Connection Guidelines

The FAN3100 incorporates fast-reacting input circuits, short propagation delays, and powerful output stages capable of delivering current peaks over 2 A to facilitate voltage transition times from under 10 ns to over 100 ns. The following layout and connection guidelines are strongly recommended:

- Keep high-current output and pow er ground paths separate from logic input signals and signal ground paths. This is especially critical when dealing with TTL-level logic thresholds.
- Keep the driver as close to the load as possible to minimize the length of high-current traces. This reduces the series inductance to improve high-speed sw itching, w hile reducing the loop area that can radiate EMI to the driver inputs and other surrounding circuitry.
- The FAN3100 is available in two packages with slightly different pinouts, offering similar performance. In the 6-pin MLP package, Pin 2 is internally connected to the input analog ground and should be connected to pow er ground, Pin 5, through a short direct path underneath the IC. In the 5-pin SOT23, the internal analog and pow er ground connections are made through separate, individual bond w ires to Pin 2, w hich should be used as the common ground point for pow er and control signals.
- Many high-speed pow er circuits can be susceptible to noise injected from their ow n output or other external sources, possibly causing output retriggering. These effects can be especially obvious if the circuit is tested in breadboard or non-optimal circuit layouts with long input, enable, or output leads. For best results, make connections to all pins as short and direct as possible.
- The turn-on and turn-off current paths should be minimized as discussed in the follow ing sections.

Figure 43 shows the pulsed gate drive current path when the gate driver is supplying gate charge to turn the MOSFET on. The current is supplied from the local bypass capacitor,  $C_{\rm BYP}$ , and flows through the driver to the MOSFET gate and to ground. To reach the high peak currents possible, the resistance and inductance in the path should be minimized. The localized  $C_{\rm BYP}$  acts to contain the high peak current pulses within this driver-MOSFET circuit, preventing them from disturbing the sensitive analog circuitry in the PWM controller.





Figure 44 shows the current path when the gate driver turns the MOSFET off. Ideally, the driver shunts the current directly to the source of the MOSFET in a small circuit loop. For fast turn-off times, the resistance and inductance in this path should be minimized.



Figure 44. Current Path for MOSFET Turn-Off

#### **Truth Table of Logic Operation**

The truth table indicates the operational states using the dual-input configuration. In a non-inverting driver configuration, the IN- pin should be a logic LOW signal. If the IN- pin is connected to logic HIGH, a disable function is realized, and the driver output remains LOW regardless of the state of the IN+ pin.

IN+	IN-	OUT
0	0	0
0	1	0
1	0	1
1	1	0

In the non-inverting driver configuration in Figure 45, the IN- pin is tied to ground and the input signal (PWM) is applied to IN+ pin. The IN- pin can be connected to logic HIGH to disable the driver and the output remains LOW, regardless of the state of the IN+ pin.





#### Figure 45. Dual-Input Driver Enabled, Non-Inverting Configuration

In the inverting driver application shown in Figure 46, the IN+ pin is tied HIGH. Pulling the IN+ pin to GND forces the output LOW, regardless of the state of the IN- pin.



igure 46. Dual-Input Driver Enabled

(2)

(7)

#### **Operational Waveforms**

At power up, the driver output remains LOW until the V<sub>DD</sub> voltage reaches the turn-on threshold. The magnitude of the OUT pulses rises with V<sub>DD</sub> until steady-state V<sub>DD</sub> is reached. The non-inverting operation illustrated in Figure 47 shows that the output remains LOW until the UVLO threshold is reached, then the output is in-phase with the input.





For the inverting configuration of Figure 46, start-up waveforms are shown in Figure 48. With IN+ tied to VDD and the input signal applied to IN-, the OUT pulses are inverted with respect to the input. At power up, the inverted output remains LOW until the V<sub>DD</sub> voltage reaches the turn-on threshold, then it follows the input with inverted phase.



Figure 48. Inverting Start-Up Waveforms

#### Thermal Guidelines

Gate drivers used to switch MOSFETs and IGBTs at high frequencies can dissipate significant amounts of pow er. It is important to determine the driver pow er dissipation and the resulting junction temperature in the application to ensure that the part is operating within acceptable temperature limits.

The total pow er dissipation in a gate driver is the sum of two components;  $P_{GATE}$  and  $P_{DYNAMC}$ :

$$P_{\text{TOTAL}} = P_{\text{GATE}} + P_{\text{DYNAMIC}} \tag{1}$$

Gate Driving Loss: The most significant power loss results from supplying gate current (charge per unit time) to switch the load MOSFET on and off at the switching frequency. The power dissipation that results from driving a MOSFET at a specified gatesource voltage,  $V_{GS}$ , with gate charge,  $Q_G$ , at switching frequency,  $f_{SW}$ , is determined by:

$$P_{GATE} = Q_G \bullet V_{GS} \bullet f_{SW}$$

Dynamic Pre-drive / Shoot-through Current: A pow er loss resulting from internal current consumption under dynamic operating conditions, including pin pull-up / pull-dow n resistors, can be obtained using the  $I_{DD}$  (no-Load) vs. Frequency graphs in Typical Performance Characteristics to determine the current  $I_{\text{DYNAMC}}$  draw n from  $V_{\text{DD}}$  under actual operating conditions:

$$P_{\text{DYNAMIC}} = I_{\text{DYNAMIC}} \bullet V_{\text{DD}}$$
(3)

Once the pow er dissipated in the driver is determined, the driver junction rise with respect to circuit board can be evaluated using the follow ing thermal equation, assuming  $\psi_{JB}$  was determined for a similar thermal design (heat sinking and air flow):

$$T_{J} = P_{TOTAL} \bullet \psi_{JB} + T_{B}$$
(4)  
w here:

T<sub>J</sub> = driver junction temperature

- $T_B$  = board temperature in location defined in the Thermal Characteristics table.

In a typical forward converter application with 48 V input, as shown in Figure 49, the FDS2672 would be a potential MOSFET selection. The typical gate charge would be 32 nC with  $V_{GS} = V_{DD} = 10$  V. Using a TTL input driver at a switching frequency of 500 kHz, the total power dissipation can be calculated as:

$$P_{GATE} = 32 \text{ nC} \cdot 10 \text{ V} \cdot 500 \text{ kHz} = 0.160 \text{ W}$$
 (5)

$$P_{\text{DYNAMIC}} = 8 \text{ mA} \cdot 10 \text{ V} = 0.080 \text{ W}$$
 (6)

$$P_{TOTAL} = 0.24 W$$

The 5-pin SOT23 has a junction-to-lead thermal characterization parameter  $\psi_{JB} = 51^{\circ}C/W$ .

In a system application, the localized temperature around the device is a function of the layout and construction of the PCB along with airflow across the surfaces. To ensure reliable operation, the maximum junction temperature of the device must be prevented from exceeding the maximum rating of 150°C; with 80% derating,  $T_J$  would be limited to 120°C. Rearranging Equation 4 determines the board temperature required to maintain the junction temperature below 120°C:

$$\Gamma_{B,MAX} = T_J - P_{TOTAL} \bullet \Psi_{JB}$$
(8)

 $T_{B,MAX} = 120^{\circ}\text{C} - 0.24\text{W} \cdot 51^{\circ}\text{C/W} = 108^{\circ}\text{C}$  (9) For comparison purposes, replace the 5-pin SOT23 used in the previous example with the 6-pin MLP package with  $\psi_{JB} = 2.8^{\circ}\text{C/W}$ . The 6-pin MLP package can operate at a PCB temperature of 119°C, while maintaining the junction temperature below 120°C. This illustrates that the physically smaller MLP package with thermal pad offers a more conductive path to remove the heat from the driver. Consider the tradeoffs betw een reducing overall circuit size with junction temperature reduction for increased reliability.

www.onsemi.com

### **Typical Application Diagrams**



Figure 49. Forward Converter, Primary-Side Gate Drive (MLP Package Shown)



Figure 50. Driver for Two-Transistor Forward Converter Gate Transformer







Figure 52. Programmable Delay Using CMOS Input

www.onsemi.com 17

### Table 1. Related Products

Part Number	Туре	Gate Drive <sup>(11)</sup> (Sink/Src)	Input Threshold	Logic	Package	
FAN3100C	Single 2 A	+2.5 A / -1.8A	смоѕ	Single Channel of Two-Input/One-Output	SOT23-5, MLP6	
FAN3100T	Single 2 A	+2.5 A / -1.8A	TTL	Single Channel of Two-Input/One-Output	SOT23-5, MLP6	
FAN3226C	Dual 2 A	+2.4 A / - 1.6 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3226T	Dual 2 A	+2.4 A / - 1.6 A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3227C	Dual 2 A	+2.4 A / - 1.6 A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3227T	Dual 2 A	+2.4 A / - 1.6 A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3228C	Dual 2 A	+2.4 A / - 1.6 A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8	
FAN3228T	Dual 2 A	+2.4 A / - 1.6 A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8	
FAN3229C	Dual 2 A	+2.4 A / - 1.6 A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8	
FAN3229T	Dual 2 A	+2.4 A / - 1.6 A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8	
FAN3223C	Dual 4 A	+4.3 A / - 2.8 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3223T	Dual 4 A	+4.3 A / - 2.8 A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3224C	Dual 4 A	+4.3 A / - 2.8 A	смоѕ	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3224T	Dual 4 A	+4.3 A / - 2.8 A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3225C	Dual 4 A	+4.3 A / - 2.8 A	смоѕ	Dual Channels of Two-Input/One-Output	SOIC8, MLP8	
FAN3225T	Dual 4 A	+4.3 A / - 2.8 A	TTL	Dual Channels of Two-Input/One-Output	SOIC8, MLP8	

Note:

11. Typical currents with OUT at 6 V and  $V_{DD}$  = 12 V.





NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC MO-229 REGISTRATION
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP06Krev5.



Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact an ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

> www.onsemi.com 19



ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor products products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdictor application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly or makers and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor	N. American Technical Support: 800-282-9855 Toll	ON Semiconductor Website: www.onsemi.com
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA	Free	
Phone: 303-675-2175 or 800-344-3860 Toll Free	USA/Canada.	Order Literature: http://www.onsemi.com/orderlit
USA/Canada	Europe, Middle East and Africa Technical Support:	
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada	Phone: 421 33 790 2910	For additional information, please contact your local
Email: orderlit@onsemi.com	Japan Customer Focus Center	Sales Representative
	Phone: 81-3-5817-1050	