ESD and Surge Protection Device, Bidirectional, 15 V

Micro-Packaged Diodes for ESD Protection

ESDL4151

The ESDL4151 is designed to protect voltage sensitive components that require low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium. Because of its low capacitance, the part is well suited for use in high frequency designs such as USB 2.0/3.0 high speed applications.

Features

- Low Capacitance 0.8 pF (Typ)
- Low Clamping Voltage
- Small Body Outline Dimensions: 1.00 mm x 0.60 mm
- Low Body Height: 0.23 mm
- Stand-off Voltage: 15 V
- Protection for the following IEC Standards: IEC61000-4-2 Level 4: ±30 kV Contact Discharge IEC61000–4–5 (Lightning): 53 V Input (8/20 μs)
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- USB 2.0/3.0
- MHL 2.0
- eSATA

MAXIMUM RATINGS

Rating		Symbol	Value	Unit
IEC 61000-4-2 (ESD)	Contact Air		±30 ±30	kV
Junction and Storage Temperature	T _J , T _{stg}	-55 to +150	°C	
Lead Solder Temperature - Maximum (10 Second Duration)		T_L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


See Application Note AND8308/D for further description of survivability specs.

1



ON Semiconductor®

www.onsemi.com





1.0 X 0.6 CASE 514AG **MARKING DIAGRAM**

PIN 1

R₅M

R5 = Specific Device Code

M = Date Code

ORDERING INFORMATION

Device	Package	Shipping [†]
ESDL4151MX4T5G	X3DFN2 (Pb-Free)	8000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current

^{*}See Application Note AND8308/D for detailed explanations of datasheet parameters.



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V_{RWM}	I/O Pin to GND			15	٧
Breakdown Voltage	V_{BR}	I _T = 1 mA, I/O Pin to GND	15.5	16.6	19.5	٧
Reverse Leakage Current	I _R	C === 1, 1, = 1 = ====		0.1 1.0	μΑ	
Clamping Voltage	V _C	Per IEC61000-4-2, ±8 kV Contact	See Figures 1 & 2		٧	
Clamping Voltage TLP (Note 1)	V _C	I _{PP} = 8 A IEC61000-4-2 Level 2 Equivalent (±4 kV Contact, ±8 kV Air)		21.3		V
		I _{PP} = 16 A IEC61000-4-2 Level 4 Equivalent (±8 kV Contact, ±16 kV Air)		22.9		V
Reverse Peak Pulse Current	I _{PP}	IEC61000-4-5 (8x20 μs) Input Voltage	53			V
		IEC61000-4-5 (8x20 μs) per Figure 11	11			Α
Clamping Voltage 8x20 μs Waveform per Figure A (Note 2)	V _C	IEC61000-4-5 (8x20 μs) Input Voltage = 53 V		23	26	V
Dynamic Resistance	R_{DYN}	I/O Pin to GND (8x20 μs)		0.43		Ω
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz		0.80	1.0	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{1.} ANSI/ESD STM5.5.1 - Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: Z0 = 50, tp = 100 ns, tr = 1 ns, averaging window; t1 = 70 ns to t2 = 90 ns. 2. Non-repetitive current pulse at $T_A = 25^{\circ}C$, per IEC61000-4-5 waveform.

ESDL4151


TYPICAL CHARACTERISTICS



10 0 -10 VOLTAGE (V) -20 -30 -40 -50 -60 -70 20 40 60 80 100 120 -20 0 TIME (ns)

Figure 1. ESD Clamping Voltage Pin 1 to Pin 2 8 kV Contact per IEC61000-4-2

Figure 2. ESD Clamping Voltage Pin 2 to Pin 1 8 kV Contact per IEC61000-4-2







Figure 3. Pin 1 to Pin 2 100 ns TLP I-V Curve

Figure 4. Pin 2 to Pin 1 TLP I-V Curve






Figure 5. Pin 1 to Pin 2 Clamping Voltage vs. Peak Pulse Current (tp = $8/20 \mu s$)

Figure 6. Pin 2 to Pin 1 Clamping Voltage vs. Peak Pulse Current (tp = 8/20 μs)

ESDL4151

TYPICAL CHARACTERISTICS




Figure 7. Reverse Leakage Current

Figure 8. Capacitance Over Frequency




Figure 9. Insertion Loss

IEC 61000-4-2 Spec.

	-			
Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 10. IEC61000-4-2 Spec




Figure 11. Diagram of ESD Test Setup

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage

at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.







Figure 12. 8 X 20 μs Pulse Waveform

X3DFN2 1.0x0.6, 0.65PCASE 514AG ISSUE O

DATE 05 DEC 2018








NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS

	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
Α	0.20	0.23	0.26	
A1	0.00		0.03	
b	0.45	0.50	0.55	
D	0.95	1.00	1.05	
Е	0.55	0.60	0.65	
е	0.65 BSC			
L	0.20	0.25	0.30	
L2	0.10 REF			



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XX = Specific Device Code M = Date Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON01136H	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	X3DFN2 1.0x0.6, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative