

# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

### **General Description**

The DS2483 is an I<sup>2</sup>C-to-1-Wire<sup>®</sup> bridge device that interfaces directly to standard (100kHz max) or fast (400kHz max) I<sup>2</sup>C masters to perform protocol conversion between the I<sup>2</sup>C master and any downstream 1-Wire slave devices. Relative to any attached 1-Wire slave device, the DS2483 is a 1-Wire master. Internal, user-adjustable timers relieve the system host processor from generating time-critical 1-Wire waveforms, supporting both standard and overdrive 1-Wire communication speeds. In addition, the 1-Wire bus can be powered down under software control. The dual-voltage operation allows different operating voltages on the I<sup>2</sup>C and 1-Wire side. Strong pullup features support 1-Wire power delivery to 1-Wire devices such as EEPROMs and sensors. When not in use, the DS2483 can be put in sleep mode where power consumption is minimal.

## **Applications**

Printers Medical Instruments Industrial Sensors Cell Phones

## **Benefits and Features**

- ♦ I<sup>2</sup>C Host Interface Supports 100kHz and 400kHz I<sup>2</sup>C Communication Speeds
- Standard and Overdrive 1-Wire Communication Speeds
- Adjustable 1-Wire Timing for t<sub>RSTL</sub>, t<sub>MSP</sub>, t<sub>W0L</sub>, and t<sub>REC0</sub>
- 1-Wire Port Can Be Powered Down Under Software Control
- Supports Power-Saving Sleep Mode (SLPZ Pin), Where the 1-Wire Port is in High Impedance
- ♦ I<sup>2</sup>C Operating Voltages: 1.8V ±5%, 3.3V ±10%, and 5.0V +5/-10%
- Built-In Level Translator: 1-Wire Operating Voltage from 1.8V -5% to 5.0V +5%, Independent of I<sup>2</sup>C Voltage
- Built-In ESD Protection Level of ±8kV Human Body Model (HBM) Contact Discharge on IO Pin
- ◆ -40°C to +85°C Operating Temperature Range
- ♦ 8-Pin TDFN and 6-Pin SOT23 Packages

Ordering Information appears at end of data sheet.

## **Typical Application Circuit**



1-Wire is a registered trademark of Maxim Integrated Products, Inc.

For related parts and recommended products to use with this part, refer to: www.maxim-ic.com/DS2483.related

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

### **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Pin Relative to Gro	ound0.5V to +6V
Maximum Current into Any Pin	20mA
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C

Storage Temperature Range	55°C to +125°C
Lead temperature (soldering, 1	0s)+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Supply Voltage	V <sub>CC</sub>		1.71		5.25	V	
		1.8V	1.71	1.8	1.89		
I <sup>2</sup> C Voltage (Note 2)	V <sub>CI2C</sub>	3.3V	2.97	3.3	3.63	V	
		5V	4.5	5.0	5.25		
		No communication, $V_{CC}$ = full range			300		
Supply Current	ICC	Sleep mode, V <sub>CC</sub> = 5.25V			4	μΑ	
		Sleep mode, V <sub>CC</sub> = 3.6V			3.0	1	
Power-On-Reset Trip Point	V <sub>POR</sub>	V <sub>CC</sub> = full range		1.0	1.5	V	
IO PIN: GENERAL DATA			<b>i</b>				
1-Wire Input High Voltage	V <sub>IH1</sub>	V <sub>CC</sub> = full range	0.6 x V <sub>CC</sub>			V	
1-Wire Input Low Voltage	V <sub>IL1</sub>	V <sub>CC</sub> = full range			0.2 x V <sub>CC</sub>	V	
1-Wire Weak Pullup Resistor	R <sub>WPU</sub>	Low range	375	500	815	0	
		High range	700	1000	1375	Ω	
1-Wire Output Low Voltage	V <sub>OL1</sub>	I <sub>OL</sub> = 8mA sink current			0.2	V	
Active Pullup On-Threshold	VIAPO	V <sub>CC</sub> = full range	0.6	0.95	1.2	V	
		1-Wire time slot Equal to t <sub>REC0</sub>		EC0			
Active Pullup On-Time (Note 3)	t <sub>APU</sub>	1-Wire reset standard speed	2.375	2.5	2.625	μs	
		1-Wire reset overdrive speed	0.475	0.5	0.525	]	
		$V_{CC} = 1.71V$ , 4mA load			100		
Active Pullup Impedance	R <sub>APU</sub>	$V_{CC} = 3.0V, 4mA \text{ load}$			60	Ω	
		$V_{CC} = 4.5V$ , 4mA load			40	]	
		Standard, 10pF < C <sub>LOAD</sub> < 400pF	0.25		1		
1-Wire Output Fall Time (Note 4)	t <sub>F1</sub>	Overdrive, 10pF < C <sub>LOAD</sub> < 400pF	0.05		0.2	μs	
IO PIN: 1-Wire TIMING (Note 5)							
Denet Law Time	taaa	Standard	-5%	See	+5%		
Reset Low Time	<sup>t</sup> RSTL	Overdrive	-3 %	Table 7	7 +0 %	μs	
Reset High Time	tristh	Standard and overdrive	E	qual to t <sub>RS</sub>	STL	μs	



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		Standard		See	50/		
Presence-Detect Sample Time	t <sub>MSP</sub>	Overdrive	-5%	Table 7	+5%	μs	
		Standard	7.6	8	8.4		
Sampling for Short and Interrupt	t <sub>SI</sub>	Overdrive	0.71	0.75	0.79	μs	
Write One/Deed Low Time	+	Standard	7.6	8	8.4		
Write-One/Read Low Time	t <sub>W1L</sub>	Overdrive (Note 6)	0.71	0.75	0.79	μs	
Read Sample Time	+	Standard	11.4	12	12.6		
Read Sample Time	<sup>t</sup> MSR	Overdrive	1.66	1.75	1.84	μs	
Write Zere Law Time	+	Standard	E 9/	See	. 59/		
Write-Zero Low Time	twol	Overdrive	-5%	Table 7	+5%	μs	
Write-Zero Recovery Time	t <sub>REC0</sub>	Standard and overdrive	-5%	See Table 7	+5%	μs	
1-Wire Time Slot	t <sub>SLOT</sub>	Standard and overdrive	Equa	l to t <sub>WOL</sub> +	t <sub>REC0</sub>	μs	
SLPZ PIN							
Low-Level Input Voltage	V <sub>IL</sub>	V <sub>CC</sub> = full range	-0.5		+0.5	V	
High-Level Input Voltage	V <sub>IH</sub>	(Note 7)	1.3		V <sub>CCACT</sub>	V	
	II.	$V_{CI2C} \le 1.89V$			6		
Input Leakage Current (Note 2)		$V_{CI2C} \le 3.63V$			15	μA	
		$V_{CI2C} \le 5.25V$			32		
Wake-Up Time from Sleep Mode	t <sub>SWUP</sub>	(Notes 4, 8)			2	ms	
I <sup>2</sup> C SCL AND SDA PINS (Note 9)							
Low-Level Input Voltage	V <sub>IL</sub>	V <sub>CI2C</sub> = full range	-0.5		0.3 x V <sub>CI2C</sub>	V	
High-Level Input Voltage	V <sub>IH</sub>		0.7 x		V <sub>CI2C</sub> +	V	
- i.goro: i.pat rollago	. 111		V <sub>CI2C</sub>		0.5V		
Hysteresis of Schmitt Trigger	V <sub>HYS</sub>	V <sub>CI2C</sub> > 2.0V	0.05 x V <sub>CI2C</sub>			V	
Inputs (Note 4)	.1113	V <sub>CI2C</sub> < 2.0V	0.1 x V <sub>CI2C</sub>				
		$V_{CI2C} > 2.0V$			0.4		
Low-Level Output Voltage at 3mA Sink Current	V <sub>OL</sub>	$V_{CI2C} < 2.0V$			0.2 x V <sub>CI2C</sub>	V	
Output Fall Time from $V_{IH(MIN)}$ to $V_{IL(MAX)}$ with a Bus Capacitance from 10pF to 400pF	tof	(Note 4)	60		250	ns	
Pulse Width of Spikes Suppressed by Input Filter	t <sub>SP</sub>				50	ns	



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

## ELECTRICAL CHARACTERISTICS (continued)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Current with Input Voltage Between 0.1 x V <sub>CC(MAX)</sub> and 0.9 x V <sub>CC(MAX)</sub>	II	(Note 10)	-10		+10	μA
Input Capacitance	Cl	(Note 4)			10	pF
SCL Clock Frequency	f <sub>SCL</sub>		0		400	kHz
Hold Time (Repeated) START Condition (After this period, the first clock pulse is generated.)	<sup>t</sup> HD:STA		0.6			μs
Low Period of the SCL Clock	t <sub>LOW</sub>		1.3			μs
High Period of the SCL Clock	thigh		0.6			μs
Setup Time for a Repeated START Condition	t <sub>SU:STA</sub>		0.6			μs
Data Hold Time	t <sub>HD:DAT</sub>	(Notes 11, 12)			0.9	μs
Data Setup Time	t <sub>SU:DAT</sub>	(Note 13)	250			ns
Setup Time for STOP Condition	t <sub>SU:STO</sub>		0.6			μs
Bus Free Time Between a STOP and START Condition	t <sub>BUF</sub>		1.3			μs
Capacitive Load for Each Bus Line	CB	(Notes 4, 14)			400	pF
Oscillator Warmup Time	toscwup	(Notes 4, 8)			2	ms

**Note 1:** Limits are 100% production tested at  $T_A = +25^{\circ}C$  and/or  $T_A = +85^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.

**Note 2:** The V<sub>CI2C</sub> voltage is applied at the SLPZ pin. V<sub>CI2C</sub> must always be  $\leq$  V<sub>CC</sub>. The DS2483 measures V<sub>CI2C</sub> after t<sub>SWUP</sub> (wakeup from sleep mode) or after t<sub>OSCWUP</sub> (power-on reset). The <u>Device Reset</u> command does not cause the DS2483 to measure V<sub>CI2C</sub>.

**Note 3:** The active pullup does not apply to the rising edge of a presence pulse outside of a <u>1-Wire Reset</u> command or during the recovery after a short on the 1-Wire line.

- **Note 4:** Guaranteed design and not production tested.
- Note 5: Except for t<sub>F1</sub>, all 1-Wire timing specifications are derived from the same timing circuit.
- **Note 6:** Although 1-Wire slave data sheets specify a  $t_{W1L}$  and  $t_{RL}$  minimum of 1µs, 1-Wire slaves will accept the shorter 0.71µs  $t_{W1L}$  and  $t_{RL}$  of the DS2483.
- **Note 7:**  $V_{CCACT}$  refers to the  $V_{CC}$  level being applied in the application.
- **Note 8:** I<sup>2</sup>C communication should not take place for the max t<sub>OSCWUP</sub> or t<sub>SWUP</sub> time following a power-on reset or a wake-up from sleep mode.
- Note 9: All I<sup>2</sup>C timing values are referenced to  $V_{IH(MIN)}$  and  $V_{IL(MAX)}$  levels.
- Note 10: The DS2483 does not obstruct the SDA and SCL lines if SLPZ is at 0V or if V<sub>CC</sub> is switched off.
- Note 11: The DS2483 provides a hold time of at least 300ns for the SDA signal (referenced to the V<sub>IH(MIN)</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 12: The maximum t<sub>HD:DAT</sub> must only be met if the device does not stretch the low period (t<sub>LOW</sub>) of the SCL signal.

- Note 13: A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but the requirement  $t_{SU:DAT} \ge 250$ ns must then be met. This requirement is met since the DS2483 does not stretch the low period of the SCL signal. Also the acknowledge timing must meet this setup time (I<sup>2</sup>C bus specification Rev. 03, 19 June 2007).
- **Note 14:**  $C_B$  = Total capacitance of one bus line in pF. The maximum bus capacitance allowable can vary from this value depending on the actual operating voltage and frequency of the application (I<sup>2</sup>C bus specification Rev. 03, 19 June 2007).



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

## **Pin Configurations**



## **Pin Description**

PI	N		FUNCTION
TDFN-EP	SOT23	NAME	FUNCTION
1	3	SCL	I <sup>2</sup> C Serial-Clock Input. Must be connected to the I <sup>2</sup> C bus supply voltage through a pullup resistor.
2	2	SDA	I <sup>2</sup> C Serial-Data Input/Output. Must be connected to the I <sup>2</sup> C bus supply voltage through a pullup resistor.
3	1	SLPZ	Power Supply for I <sup>2</sup> C Port and Active-Low Control Input to Activate the Low-Power Sleep Mode. This pin can be driven directly by a push-pull port or by an open-drain port with a 2.2k $\Omega$ pullup resistor to the I <sup>2</sup> C voltage (V <sub>CI2C</sub> ) over the entire operating voltage range.
4, 5		N.C.	No Connection. Not internally connected.
6	6	V <sub>CC</sub>	Power-Supply Input
7	5	IO	Input/Output Driver for 1-Wire Line
8	4	GND	Ground Reference
_	_	EP	Exposed Pad (TDFN Only). Solder evenly to the board's ground plane for proper operation. Refer to <u>Application Note 3273</u> : <i>Exposed Pads: A Brief Introduction</i> for additional information.

# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode



Figure 1. Block Diagram

### Table 1. Device Configuration Register Bit Assignment

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
1WS	SPU	PDN	APU	1WS	SPU	PDN	APU

### **Detailed Description**

The DS2483 is a self-timed 1-Wire master that supports advanced 1-Wire waveform features including standard and overdrive speeds, active pullup, and strong pullup for power delivery. The active pullup affects rising edges on the 1-Wire side. The strong pullup function uses the same pullup transistor as the active pullup, but with a different control algorithm. Once supplied with command and data, the input/output controller of the DS2483 performs time-critical 1-Wire communication functions such as reset/presence-detect cycle, read-byte, write-byte, single bit R/W, and triplet for ROM Search, without requiring interaction with the host processor. The host obtains feedback (completion of a 1-Wire function, presence pulse, 1-Wire short, search direction taken) through the Status register and data through the Read Data register. The DS2483 communicates with a host processor through its I<sup>2</sup>C bus interface in standard mode or in fast mode. See Figure 1 for a block diagram.

### **Device Registers**

The DS2483 has four registers that the I<sup>2</sup>C host can read: Device Configuration, Status, Read Data, and Port Configuration. These registers are addressed by a read

pointer. The position of the read pointer, i.e., the register that the host reads in a subsequent read access, is defined by the instruction the DS2483 executed last. To enable certain 1-Wire features, the host has readand write-access to the Device Configuration and Port Configuration registers.

#### **Device Configuration Register**

The DS2483 supports four 1-Wire features that are enabled or selected through the Device Configuration register (Table 1). These features are as follows:

- Active Pullup (APU)
- 1-Wire Power-Down (PDN)
- Strong Pullup (SPU)
- 1-Wire Speed (1WS)

APU, SPU, and 1WS can be selected in any combination. While APU and 1WS maintain their states, SPU returns to its inactive state as soon as the strong pullup has ended.

After a device reset (power-up cycle or initiated by the <u>Device Reset</u> command), the Device Configuration register reads 00h. When writing to the Device Configuration register, the new data is accepted only if the upper nibble (bits 7 to 4) is the one's complement of the lower nibble (bits 3 to 0). When read, the upper nibble is always 0h.



# **Single-Channel 1-Wire Master** with Adjustable Timing and Sleep Mode

#### Active Pullup (APU)

The APU bit controls whether an active pullup (low impedance transistor) or a passive pullup ( $R_{WPU}$  resistor) is used to drive a 1-Wire line from low to high. When APU = 0, active pullup is disabled (resistor mode). Enabling active pullup is generally recommended for best 1-Wire bus performance. The active pullup does not apply to the rising edge of a recovery after a short on the 1-Wire line. If enabled, a fixed-duration active pullup (typically 2.5µs standard speed, 0.5µs overdrive speed) also applies in a reset/presence detect cycle on the rising edges after t<sub>RSTL</sub> and after t<sub>PDL</sub>.

The circuit that controls rising edges operates as follows (Figure 2): At t<sub>1</sub>, the pulldown (from DS2483 or 1-Wire slave) ends. From this point on the 1-Wire bus is pulled high through  $R_{WPU}$  internal to the DS2483.  $V_{CC}$  and the capacitive load of the 1-Wire line determine the slope. In case that active pullup is disabled (APU = 0), the resistive pullup continues, as represented by the solid line. With active pullup enabled (APU = 1), and when at t<sub>2</sub> the voltage has reached the  $V_{IAPO}$  threshold, the DS2483

Table 2. Effects of PDN and SLPZ

activates a low-impedance pullup transistor, as represented by the dashed line. The active pullup remains active until the end of the time slot (t<sub>3</sub>), after which the resistive pullup continues. The shortest duration of the active pullup is  $t_{REC0} - (t_2 - t_1)$  in a write-zero time slot and the longest duration is  $t_{WOL} + t_{REC0} - t_{W1L} - (t_2 - t_1)$  in a write-one time slot. In a read-data time slot, the active pullup duration is slave dependent. See the <u>Strong</u> <u>Pullup (SPU)</u> section for a way to keep the pullup transistor conducting beyond t<sub>3</sub>.

#### 1-Wire Power Down (PDN)

The PDN bit is used to remove power from the 1-Wire port, e.g., to force a 1-Wire slave to perform a power-on reset. PDN can as well be used in conjunction with the sleep mode (see <u>Table 2</u> for details). While PDN is 1, no 1-Wire communication is possible. To end the 1-Wire power-down state, the PDN bit must be changed to 0.

**Note:** When writing to the device configuration register with PDN = 1 to activate the 1-Wire power-down mode, make sure that the SPU bit is 0.

PDN =	SLPZ IS LOGIC 0	SLPZ IS LOGIC 1
0	<ul> <li>R<sub>WPU</sub> is connected.</li> <li>IO is at V<sub>CC</sub>, keeping the slaves powered.</li> <li>The DS2483 is powered down (sleep mode).</li> </ul>	<ul> <li>R<sub>WPU</sub> is connected.</li> <li>IO is at V<sub>CC</sub>, keeping the slaves powered.</li> <li>The DS2483 is powered up (normal operation).</li> </ul>
1	<ul> <li>R<sub>WPU</sub> is disconnected.</li> <li>IO is at 0V, causing the slaves to lose power.</li> <li>The DS2483 is powered down (sleep mode).</li> </ul>	<ul> <li>R<sub>WPU</sub> is disconnected.</li> <li>IO is at 0V, causing the slaves to lose power.</li> <li>The DS2483 is powered up.</li> </ul>



Figure 2. Rising Edge Pullup as Seen at the End of a Write-Zero Time Slot

# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

#### Strong Pullup (SPU)

The SPU bit is used to activate the strong pullup function prior to a 1-Wire Write Byte or 1-Wire Single Bit command. Strong pullup is commonly used with 1-Wire EEPROM devices when copying scratchpad data to the main memory or when performing a SHA computation and with parasitically powered temperature sensors or A/D converters. The respective Maxim 1-Wire IC data sheets specify the location in the communications protocol after which the strong pullup should be applied. The SPU bit must be set immediately prior to issuing the command that puts the 1-Wire device into the state where it needs the extra power. The strong pullup uses the same internal pullup transistor as the active pullup feature. See the RAPLI parameter in the Electrical Characteristics to determine whether the voltage drop is low enough to maintain the required 1-Wire voltage at a given load current and 1-Wire supply voltage.

If SPU is 1 and APU is 0, the DS2483 treats the rising edge of the time slot as if the active pullup was activated, but uses  $V_{IH1}$  as the threshold to enable the strong pullup. If SPU is 1 and APU is 1, the threshold voltage to enable the strong pullup is  $V_{IAPO}$ . Once enabled, in contrast to the active pullup, the internal pullup transistor remains conducting, as shown in Figure 3, until one of three events occurs: the DS2483 receives a command that generates 1-Wire communication (the typical

case), the SPU bit in the Device Configuration register is written to 0, or the DS2483 receives the <u>Device Reset</u> command. When the strong pullup ends, the SPU bit is automatically reset to 0. Using the strong pullup feature does not change the state of the APU bit in the Device Configuration register.

#### 1-Wire Speed (1WS)

The 1WS bit determines the timing of any 1-Wire communication generated by the DS2483. All 1-Wire slave devices support standard speed (1WS = 0). Many 1-Wire devices can also communicate at a higher data rate, called overdrive speed. To change from standard to overdrive speed, a 1-Wire device needs to receive an Overdrive-Skip ROM or Overdrive-Match ROM command, as explained in the Maxim 1-Wire IC data sheets. The change in speed occurs immediately after the 1-Wire device has received the speed-changing command code. The DS2483 must take part in this speed change to stay synchronized. This is accomplished by writing to the Device Configuration register with the 1WS bit as 1 immediately after the 1-Wire Byte command that changes the speed of a 1-Wire device. Writing to the Device Configuration register with the 1WS bit as 0, followed by a 1-Wire Reset command, changes the DS2483 and any 1-Wire devices on the active 1-Wire line back to standard speed.



Figure 3. Low-Impedance Pullup Timing



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

#### Table 3. Status Register Bit Assignment

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DIR	TSB	SBR	RST	LL	SD	PPD	1WB

#### **Status Register**

The read-only Status register is the general means for the DS2483 to report bit-type data from the 1-Wire side, 1-Wire busy status, and its own reset status to the host processor (Table 3). All 1-Wire communication commands and the <u>Device Reset</u> command position the read pointer at the Status register for the host processor to read with minimal protocol overhead. Status information is updated during the execution of certain commands only. Bit details are given in the following descriptions.

#### 1-Wire Busy (1WB)

The 1WB bit reports to the host processor whether the 1-Wire line is busy. During 1-Wire communication 1WB is 1; once the command is completed, 1WB returns to its default 0. Details on when 1WB changes state and for how long it remains at 1 are found in the *Function Commands* section.

#### Presence-Pulse Detect (PPD)

The PPD bit is updated with every <u>1-Wire Reset</u> command. If the DS2483 detects a presence pulse from a 1-Wire device at  $t_{MSP}$  during the presence-detect cycle, the PPD bit is set to 1. This bit returns to its default 0 if there is no presence pulse or if the 1-Wire line is shorted during a subsequent <u>1-Wire Reset</u> command.

#### Short Detected (SD)

The SD bit is updated with every <u>1-Wire Reset</u> command. If the DS2483 detects a logic 0 on the 1-Wire line at  $t_{SI}$  during the presence-detect cycle, the SD bit is set to 1. This bit returns to its default 0 with a subsequent <u>1-Wire Reset</u> command, provided that the short has been removed. If SD is 1, PPD is 0. The DS2483 cannot distinguish between a short and a DS1994 or DS2404 signaling a 1-Wire interrupt. For this reason, if a DS2404 or DS1994 is used in the application, the interrupt function must be disabled. The interrupt signaling is explained in the respective Maxim 1-Wire IC data sheets.

#### Logic Level (LL)

The LL bit reports the logic state of the active 1-Wire line without initiating any 1-Wire communication. The 1-Wire line is sampled for this purpose every time the Status register is read. The sampling and updating of the LL bit takes place when the host processor has addressed the DS2483 in read mode (during the acknowledge cycle), provided that the read pointer is positioned at the Status register.

#### Device Reset (RST)

If the RST bit is 1, the DS2483 has performed an internal reset cycle, either caused by a power-on reset or from executing the <u>Device Reset</u> command. The RST bit is cleared automatically when the DS2483 executes a <u>Write Device Configuration</u> command to restore the selection of the desired 1-Wire features.

#### Single Bit Result (SBR)

The SBR bit reports the logic state of the active 1-Wire line sampled at  $t_{MSR}$  of a 1-Wire Single Bit command or the first bit of a 1-Wire Triplet command. The power-on default of SBR is 0. If the 1-Wire Single Bit command sends a 0 bit, SBR should be 0. With a 1-Wire Triplet command, SBR could be 0 as well as 1, depending on the response of the 1-Wire devices connected. The same result applies to a 1-Wire Single Bit command that sends a 1 bit.

#### Triplet Second Bit (TSB)

The TSB bit reports the logic state of the active 1-Wire line sampled at  $t_{MSR}$  of the second bit of a <u>1-Wire Triplet</u> command. The power-on default of TSB is 0. This bit is updated only with a <u>1-Wire Triplet</u> command and has no function with other commands.

#### Branch Direction Taken (DIR)

Whenever a <u>1-Wire Triplet</u> command is executed, this bit reports to the host processor the search direction that was chosen by the third bit of the triplet. The power-on default of DIR is 0. This bit is updated only with a <u>1-Wire</u> <u>Triplet</u> command and has no function with other commands. For additional information, see the description of the <u>1-Wire Triplet</u> command and <u>Application Note 187</u>: *1-Wire Search Algorithm*.



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

#### Table 4. Port Configuration Register Bit Assignment

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	0	0	VAL3	VAL2	VAL1	VAL0
BITS 3:0	S 3:0 <b>VAL[3:0]</b> : Parameter Value Code See Table 7 for the conversion between binary code and parameter value.						

#### **Port Configuration Register**

The Port Configuration register allows verifying the settings for the 1-Wire port (<u>Table 4</u>). The <u>Adjust 1-Wire</u> <u>Port</u> command positions the read pointer to the Port Configuration register for the host processor to read with minimal protocol overhead. When reading the Port Configuration register, the parameter values are reported in this sequence:

Parameter 000 (t<sub>RSTL</sub>) standard speed, overdrive speed

Parameter 001 (t<sub>MSP</sub>) standard speed, overdrive speed

Parameter 010 ( $t_{WOL}$ ) standard speed, overdrive speed Parameter 011 ( $t_{REC0}$ )

Parameter 100 (R<sub>WPLI</sub>)

If one continues reading, the parameter number rolls over to 000 and one receives the same data again.

Note that the upper 4 bits read from the port configuration register are always 0. See Table 7 for the conversion between parameter value code and actual parameter value.

## **Function Commands**

The DS2483 understands nine function commands that fall into four categories: device control, I<sup>2</sup>C communication, 1-Wire setup, and 1-Wire communication. The feedback path to the host is controlled by a read pointer, which is set automatically by each function command for the host to efficiently access relevant information. The host processor sends these commands and applicable parameters as strings of 1 or 2 bytes using the I<sup>2</sup>C interface. The I<sup>2</sup>C protocol requires that each byte be acknowledged by the receiving party to confirm acceptance or not be acknowledged to indicate an error condition (invalid code or parameter) or to end the communication. See the I<sup>2</sup>C Interface section for details of the I<sup>2</sup>C protocol including acknowledge.

The function commands are as follows:

- 1) Device Reset
- 2) Set Read Pointer
- 3) Write Device Configuration
- 4) Adjust 1-Wire Port
- 5) 1-Wire Reset
- 6) 1-Wire Single Bit
- 7) 1-Wire Write Byte
- 8) 1-Wire Read Byte
- 9) 1-Wire Triplet

# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

#### **Device Reset**

Command Code	F0h
Command Parameter	None
Description	Performs a global reset of device state machine logic. Terminates any ongoing 1-Wire com- munication.
Typical Use	Device initialization after power-up; reinitialization (reset) as desired.
Restriction	None (can be executed at any time)
Error Response	None
Command Duration	Maximum 525ns. Counted from falling SCL edge of the command code acknowledge bit.
1-Wire Activity	Ends maximum 262.5ns after the falling SCL edge of the command code acknowledge bit.
Read Pointer Position	Status register (for busy polling).
Status Bits Affected	RST set to 1; 1WB, PPD, SD, SBR, TSB, DIR set to 0.
Device Configurations Affected	1WS, APU, PDN, SPU set to 0.
Port Configurations Affected	$t_{\text{RSTL}},t_{\text{MSP}},t_{\text{WOL}},t_{\text{REC0}},$ and $R_{\text{WPU}}$ default values apply.

### Set Read Pointer

Command Code	E1h
Command Parameter	Pointer Code (see Table 5)
Description	Sets the read pointer to the specified register. Overwrites the read pointer position of any 1-Wire communication command in progress.
Typical Use	To prepare reading the result from a 1-Wire Read Byte command; random read access of registers.
Restriction	None (can be executed at any time).
Error Response	If the pointer code is not valid, the pointer code is not acknowledged and the command is ignored.
Command Duration	None. The read pointer is updated on the rising SCL edge of the pointer code acknowledge bit.
1-Wire Activity	Not affected.
Read Pointer Position	As specified by the pointer code.
Status Bits Affected	None
Device Configurations Affected	None
Port Configurations Affected	None

## **Table 5. Valid Read Pointer Codes**

REGISTER	CODE
Device Configuration Register	C3h
Status Register	F0h
Read Data Register	E1h
Port Configuration Register	B4h



# **Single-Channel 1-Wire Master** with Adjustable Timing and Sleep Mode

### Write Device Configuration

Command Code	D2h
Command Parameter	Configuration Byte
Description	Writes a new device configuration byte. The new settings take effect immediately. <b>Note:</b> When writing to the Device Configuration register, the new data is accepted only if the upper nibble (bits 7 to 4) is the one's complement of the lower nibble (bits 3 to 0). When read, the upper nibble is always 0h.
Typical Use	Defining the features for subsequent 1-Wire communication.
Restriction	1-Wire activity must have ended before the DS2483 can process this command.
Error Response	Command code and parameter are not acknowledged if 1WB = 1 at the time the command code is received and the command is ignored.
Command Duration	None. The Device Configuration register is updated on the rising SCL edge of the configura- tion-byte acknowledge bit.
1-Wire Activity	None
Read Pointer Position	Device Configuration register (to verify write).
Status Bits Affected	RST set to 0.
Device Configurations Affected	1WS, SPU, PDN, APU updated.
Port Configurations Affected	None

### **Adjust 1-Wire Port**

Command Code	C3h
Command Parameter	Control Byte
Description	Updates the selected 1-Wire port parameter, which affects the 1-Wire timing or pullup resistor selection. See Table 6 for the control byte format. <b>Note: Upon a power-on reset or after a Device Reset command, the parameter default values apply.</b>
Typical Use	To adapt the 1-Wire port to the needs of the application. This can be necessary to accom- modate the slave timing requirements, which are different at lower pullup voltage.
Restriction	1-Wire activity must have ended before this command can be processed.
Error Response	Command code and data byte are not acknowledged if 1WB = 1 at the time the command code is received and the command is ignored.
Command Duration	None. The selected port parameter is updated on the rising SCL edge of the control-byte acknowledge bit.
1-Wire Activity	None
<b>Read Pointer Position</b>	Port Configuration register (for verification).
Status Bits Affected	None
<b>Device Configurations Affected</b>	None
Port Configurations Affected	As specified by the control byte.

# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

## Table 6. Bit Allocation in the Control Byte

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
P2	P1	PO	OD	VAL3	VAL2	VAL1	VALO

BITS 7:5	P[2:0]: Parameter Selection         000: selects t <sub>RSTL</sub> 001: selects t <sub>MSP</sub> 010: selects t <sub>WOL</sub> 011: selects t <sub>REC0</sub> ; the OD flag does not apply (don't care)         100: selects R <sub>WPU</sub> ; the OD flag does not apply (don't care)
BIT 4	<ul><li>OD: Overdrive Control</li><li>0: the value provided applies to the standard speed setting</li><li>1: the value provided applies to the overdrive speed setting</li></ul>
BITS 3:0	<b>VAL[3:0]</b> : Parameter Value Code See Table 7 for the conversion between binary code and parameter value.

## Table 7. Conversion Between Parameter Code and Typical Parameter Value

PARAMETER VALUE	PARAME <sup>t</sup> RSTI	TER 000 _ (μs)	PARAME t <sub>MSP</sub>	TER 001 <sub>(</sub> μs)		TER 010 (μs)	PARAMETER 011 t <sub>REC0</sub> (μs)	<b>PARAMETER 100</b> <b>R<sub>WPU</sub> (Ω)</b>
CODE	OD = 0	OD = 1	OD = 0	OD = 1	OD = 0	OD = 1	OD = N/A	OD = N/A
0000	440	44	58	5.5	52	5.0	2.75	500
0001	460	46	58	5.5	54	5.5	2.75	500
0010	480	48	60	6.0	56	6.0	2.75	500
0011	500	50	62	6.5	58	6.5	2.75	500
0100	520	52	64	7.0	60	7.0	2.75	500
0101	540	54	66	7.5	62	7.5	2.75	500
0110	560	56	68	8.0	64	8.0	5.25	1000
0111	580	58	70	8.5	66	8.5	7.75	1000
1000	600	60	72	9.0	68	9.0	10.25	1000
1001	620	62	74	9.5	70	9.5	12.75	1000
1010	640	64	76	10.0	70	10	15.25	1000
1011	660	66	76	10.5	70	10	17.75	1000
1100	680	68	76	11.0	70	10	20.25	1000
1101	700	70	76	11.0	70	10	22.75	1000
1110	720	72	76	11.0	70	10	25.25	1000
1111	740	74	76	11.0	70	10	25.25	1000

Note: The power-on default values are bold.

# **Single-Channel 1-Wire Master** with Adjustable Timing and Sleep Mode

**1-Wire Reset** 

Command Code	B4h
Command Parameter	None
Description	Generates a 1-Wire reset/presence-detect cycle at the 1-Wire line (Figure 4). The state of the 1-Wire line is sampled at $t_{SI}$ and $t_{MSP}$ and the result is reported to the host processor through the Status register bits PPD and SD.
Typical Use	To initiate or end any 1-Wire communication sequence.
Restriction	1-Wire activity must have ended before the DS2483 can process this command.
Error Response	Command code is not acknowledged if 1WB = 1 at the time the command code is received and the command is ignored.
Command Duration	$2 \times t_{RSTL}$ + maximum 262.5ns, counted from the falling SCL edge of the command code acknowledge bit.
1-Wire Activity	Begins maximum 262.5ns after the falling SCL edge of the command code acknowledge bit.
Read Pointer Position	Status register (for busy polling).
Status Bits Affected	1WB (set to 1 for 2 x $t_{RSTL}$ ), PPD is updated at $t_{RSTL}$ + $t_{MSP}$ , SD is updated at $t_{RSTL}$ + $t_{SI}$ .
Device Configurations Affected	1WS and APU apply.
Port Configurations Affected	t <sub>RSTL</sub> , t <sub>MSP</sub> , t <sub>W0L</sub> , t <sub>REC0</sub> , and R <sub>WPU</sub> current values apply.



Figure 4. 1-Wire Reset/Presence-Detect Cycle



# **Single-Channel 1-Wire Master** with Adjustable Timing and Sleep Mode

**1-Wire Single Bit** 

Command Code	87h				
Command Parameter	Bit Byte				
Description	Generates a single 1-Wire time slot with a bit value "V" as specified by the bit byte at the 1-Wire line (Table 8). A V value of 0b generates a write-zero time slot (Figure 5); a V value of 1b generates a write-one time slot, which also functions as a read-data time slot (Figure 6). In either case, the logic level at the 1-Wire line is tested at $t_{MSR}$ and SBR is updated.				
Typical Use	To perform single-bit writes or reads at the 1-Wire line when single bit communication is necessary (the exception).				
Restriction	1-Wire activity must have ended before the DS2483 can process this command.				
Error Response	Command code and bit byte are not acknowledged if 1WB = 1 at the time the command code is received and the command is ignored.				
Command Duration	$\rm t_{\rm SLOT}$ + maximum 262.5ns, counted from the falling SCL edge of the first bit (MSB) of the bit byte.				
1-Wire Activity	Begins maximum 262.5ns after the falling SCL edge of the MSB of the bit byte.				
Read Pointer Position	Status register (for busy polling and data reading).				
Status Bits Affected	1WB (set to 1 for t <sub>SLOT</sub> ), SBR is updated at t <sub>MSR</sub> , DIR (may change its state).				
Device Configurations Affected	1WS, APU, SPU apply.				
Port Configurations Affected	t <sub>RSTL</sub> , t <sub>MSP</sub> , t <sub>W0L</sub> , t <sub>REC0</sub> , and R <sub>WPU</sub> current values apply.				

## Table 8. Bit Allocation in the Bit Byte

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
V	Х	Х	Х	Х	Х	Х	Х

X = Don't care

# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode



Figure 5. Write-Zero Time Slot



Figure 6. Write-One and Read-Data Time Slot



# **Single-Channel 1-Wire Master** with Adjustable Timing and Sleep Mode

**1-Wire Write Byte** 

Command Code	A5h
Command Parameter	Data Byte
Description	Writes a single data byte to the 1-Wire line.
Typical Use	To write commands or data to the 1-Wire line. Equivalent to executing eight 1-Wire Single Bit commands, but faster due to less I <sup>2</sup> C traffic.
Restriction	1-Wire activity must have ended before the DS2483 can process this command.
Error Response	Command code and data byte are not acknowledged if 1WB = 1 at the time the command code is received and the command is ignored.
Command Duration	$8 \ x \ t_{SLOT}$ + maximum 262.5ns, counted from falling edge of the last bit (LSB) of the data byte.
1-Wire Activity	Begins maximum 262.5ns after falling SCL edge of the LSB of the data byte (i.e., before the data-byte acknowledge). <b>Note:</b> The bit order on the I <sup>2</sup> C bus and the 1-Wire line is different (1-Wire: LSB first; I <sup>2</sup> C: MSB first). Therefore, 1-Wire activity cannot begin before the DS2483 has received the full data byte.
Read Pointer Position	Status register (for busy polling).
Status Bits Affected	1WB (set to 1 for 8 x t <sub>SLOT</sub> ).
Device Configurations Affected	1WS, SPU, APU apply.
Port Configurations Affected	$t_{\text{RSTL}},  t_{\text{MSP}},  t_{\text{WOL}},  t_{\text{REC0}},$ and $R_{\text{WPU}}$ current values apply.

### **1-Wire Read Byte**

Command Code	96h
Command Parameter	None
Description	Generates eight read-data time slots on the 1-Wire line and stores result in the Read Data register.
Typical Use	To read data from the 1-Wire line. Equivalent to executing eight 1-Wire Single Bit commands with V = 1 (write-one time slot), but faster due to less $I^2C$ traffic.
Restriction	1-Wire activity must have ended before the DS2483 can process this command.
Error Response	Command code is not acknowledged if 1WB = 1 at the time the command code is received and the command is ignored.
Command Duration	$8 \mbox{ x} \mbox{ t}_{\mbox{SLOT}}$ + maximum 262.5ns, counted from the falling SCL edge of the command code acknowledge bit.
1-Wire Activity	Begins maximum 262.5ns after the falling SCL edge of the command code acknowledge bit.
Read Pointer Position	Status register (for busy polling). <b>Note:</b> To read the data byte received from the 1-Wire line, issue the Set Read Pointer command and select the Read Data register. Then access the DS2483 in read mode.
Status Bits Affected	1WB (set to 1 for 8 x t <sub>SLOT</sub> ).
Device Configurations Affected	1WS, APU apply.
Port Configurations Affected	t <sub>RSTL</sub> , t <sub>MSP</sub> , t <sub>WOL</sub> , t <sub>REC0</sub> , and R <sub>WPU</sub> current values apply.



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

**1-Wire Triplet** 

Command Code	78h
Command Parameter	Direction Byte
Description	Generates three time slots: two read time slots and one write time slot at the 1-Wire line. The type of write time slot depends on the result of the read time slots and the direction byte. The direction byte determines the type of write time slot if both read time slots are 0 (a typical case). In this case, the DS2483 generates a write-one time slot if $V = 1$ and a write-zero time slot if $V = 0$ . See Table 9. If the read time slots are 0 and 1, they are followed by a write-zero time slot. If the read time slots are 1 and 0, they are followed by a write-one time slot. If the read time slots are both 1 (error case), the subsequent write time slot is a write-one.
Typical Use	To perform a 1-Wire Search ROM sequence; a full sequence requires this command to be executed 64 times to identify and address one device.
Restriction	1-Wire activity must have ended before the DS2483 can process this command.
Error Response	Command code and direction byte is not acknowledged if 1WB = 1 at the time the com- mand code is received and the command is ignored.
Command Duration	$3 \times t_{SLOT}$ + maximum 262.5ns, counted from the falling SCL edge of the first bit (MSB) of the direction byte.
1-Wire Activity	Begins maximum 262.5ns after the falling SCL edge of the MSB of the direction byte.
Read Pointer Position	Status Register (for busy polling).
Status Bits Affected	1WB (set to 1 for 3 x $t_{SLOT}$ ), SBR is updated at the first $t_{MSR}$ , TSB and DIR are updated at the second $t_{MSR}$ (i.e., at $t_{SLOT} + t_{MSR}$ ).
Device Configurations Affected	1WS, APU apply.
Port Configurations Affected	$t_{\text{RSTL}},t_{\text{MSP}},t_{\text{WOL}},t_{\text{REC0}},\text{and}R_{\text{WPU}}\text{current}\text{values}\text{apply}.$

## Table 9. Bit Allocation in the Direction Byte

BIT 7 BIT 6		BIT 5	BIT 4	BIT 4 BIT 3		BIT 1	BIT 0
V	Х	Х	Х	Х	Х	Х	Х

X = Don't care

# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode



Figure 7. I<sup>2</sup>C Protocol Overview



Figure 8. DS2483 Slave Address

### **I2C Interface**

#### **General Characteristics**

The I<sup>2</sup>C bus uses a data line (SDA) and a clock signal (SCL) for communication. Both SDA and SCL are bidirectional lines connected to a positive supply voltage through a pullup resistor. When there is no communication, both lines are high. The output stages of devices connected to the bus must have an open drain or open collector to perform the wired-AND function. Data on the I<sup>2</sup>C bus can be transferred at rates of up to 100kbps in standard mode and up to 400kbps in fast mode. The DS2483 works in both modes.

A device that sends data on the bus is defined as a transmitter, and a device receiving data is defined as a receiver. The device that controls the communication is called a master. The devices that are controlled by the master are slaves. To be individually accessed, each device must have a slave address that does not conflict with other devices on the bus.

Data transfers can be initiated only when the bus is not busy. The master generates the serial clock (SCL), controls the bus access, generates the START and STOP conditions, and determines the number of data bytes transferred between START and STOP (Figure 7). Data is transferred in bytes with the most significant bit being transmitted first. After each byte follows an acknowledge bit to allow synchronization between master and slave.

#### **Slave Address**

Figure 8 shows the slave address to which the DS2483 responds. The upper 7 bits are programmed at the factory. Contact the factory for a customized version with a different address. The slave address is part of the slave address/control byte. The last bit of the slave address/ control byte (R/W) defines the data direction. When set to 0, subsequent data flows from master to slave (write access mode); when set to 1, data flows from slave to master (read access mode).



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

#### I<sup>2</sup>C Definitions

The following terminology is commonly used to describe  $I^{2}C$  data transfers. See Figure 9 for a timing diagram.

**Bus Idle or Not Busy:** Both SDA and SCL are inactive and in their logic-high states.

**START Condition:** To initiate communication with a slave, the master must generate a START condition. A START condition is defined as a change in state of SDA from high to low while SCL remains high.

**STOP Condition:** To end communication with a slave, the master must generate a STOP condition. A STOP condition is defined as a change in state of SDA from low to high while SCL remains high.

**Repeated START Condition:** Repeated STARTs are commonly used for read accesses to select a specific data source or address from which to read. The master can use a repeated START condition at the end of a data transfer to immediately initiate a new data transfer following the current one. A repeated START condition is generated the same way as a normal START condition, but without leaving the bus idle after a STOP condition.

**Data Valid:** With the exception of the START and STOP condition, transitions of SDA can occur only during the low state of SCL. The data on SDA must

remain valid and unchanged during the entire high pulse of SCL plus the required setup and hold time ( $t_{HD:DAT}$  after the falling edge of SCL and  $t_{SU:DAT}$  before the rising edge of SCL; see Figure 9). There is one clock pulse per bit of data. Data is shifted into the receiving device during the rising edge of SCL pulse.

When finished with writing, the master must release the SDA line for a sufficient amount of setup time (minimum  $t_{SU:DAT} + t_R$  in Figure 9) before the next rising edge of SCL to start reading. The slave shifts out each data bit on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. The master generates all SCL clock pulses, including those needed to read from a slave.

**Acknowledge:** Typically a receiving device, when addressed, is obliged to generate an acknowledge after the receipt of each byte. The master must generate a clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull SDA low during the acknowledge clock pulse in such a way that SDA is stable low during the high period of the acknowledge-related clock pulse plus the required setup and hold time (t<sub>HD:DAT</sub> after the falling edge of SCL and t<sub>SU:DAT</sub> before the rising edge of SCL).



Figure 9. I<sup>2</sup>C Timing Diagram

## Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

Not Acknowledged by Slave: A slave device could be unable to receive or transmit data, e.g., because it is busy performing a real-time function or is in sleep mode. In this case, the slave device does not acknowledge its slave address and leaves the SDA line high. A slave device that is ready to communicate acknowledges at least its slave address. However, some time later the slave can refuse to accept data, e.g., because of an invalid command or parameter. In this case, the slave device does not acknowledge any of the bytes that it refuses and leaves SDA high. In either case, after a slave has failed to acknowledge, the master first should generate a repeated START condition or a STOP condition followed by a START condition to begin a new data transfer.

**Not Acknowledged by Master:** At some time when receiving data, the master must signal an end of data to the slave device. To achieve this, the master does not acknowledge the last byte that it has received from the slave. In response, the slave releases SDA, allowing the master to generate the STOP condition.

#### Writing to the DS2483

To write to the DS2483, the master must access the device in write mode, i.e., the slave address must be sent with the direction bit set to 0. The next byte to be sent is a command code, which, depending on the command, may be followed by a command parameter. The DS2483 acknowledges valid command codes and expected/ valid command parameters. Additional bytes or invalid command parameters are never acknowledged.

#### **Reading from the DS2483**

To read from the DS2483, the master must access the device in read mode, i.e., the slave address must be sent with the direction bit set to 1. The read pointer determines the register that the master reads from. The master can continue reading the same register over and over again, without having to readdress the device, e.g., to watch the 1WB changing from 1 to 0. To read from a different register, the master must issue the <u>Set Read Pointer</u> command and then access the DS2483 again in read mode.

### **I<sup>2</sup>C Communication Examples**

See <u>Table 10</u> and <u>Table 11</u> for the I<sup>2</sup>C communication legend and data direction codes.

### Table 10. I<sup>2</sup>C Communication—Legend

SYMBOL	DESCRIPTION				
S	START Condition				
AD, 0	Select DS2483 for Write Access				
AD, 1	Select DS2483 for Read Access				
Sr	Repeated START Condition				
Р	STOP Condition				
A	Acknowledged				
A١	Not Acknowledged				
(Idle)	Bus Not Busy				
<byte></byte>	Transfer of One Byte				
DRST	Command "Device Reset" (F0h)				
SRP	Command "Set Read Pointer" (E1h)				
WCFG	Command "Write Device Configuration" (D2h)				
ADJP	Command "Adjust 1-Wire Port" C3h)				
1WRS	Command "1-Wire Reset" (B4h)				
1WSB	Command "1-Wire Single Bit" (87h)				
1WWB	Command "1-Wire Write Byte" (A5h)				
1WRB	Command "1-Wire Read Byte" (96h)				
1WT	Command "1-Wire Triplet" (78h)				

#### Table 11. Data Direction Codes

Master-to-Slave Slave-to-Master



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

Device Reset (After Power-Up)														
S	AD,0	А	DRST	А	<u>Sr</u>	<u>AD,1</u>	<u>A</u>	<byte></byte>	<u>A\</u>	Р				
Activities that are underlined denote an optional read access to verify the success of the command.														
Set Read Pointer (To Read from Another Register)														
	Set Read Pointer (To Read from Another Register) Case A: Valid Read Pointer Code													
S	AD,0	А	SRP	A	C3h	A	Р	]						
C3h is	the read	d poin	ter code	e for th	ne Devic	ce Conf	iguratio	n regis	ter.					
			d Pointe				0	0						
S	AD,0	А	SRP	A	E5h	A١	Р	]						
E5h is a	an inval	id rea	d pointe	er code	э.	1		J						
		0		(D-4			10/1							
		-	(1WB =	•	ore Stai	rting 1-	wire A	ctivity)						
S	AD,0	A	WCFG	о) А	<byte></byte>	A	Sr	AD,1	A	<byte></byte>	A١	Р	]	
					-		_						) ommand.	
			(1WB =				oud u		voniy		00000		on nana.	
S	AD,0	A	WCFG	= 1) 	Р	]								
						] Da oo th	0 000	102 doc	o pot (	alkaowi	odao t	ho oor	nmand code	
		ouiu s	iop anu	resta	1 45 500	ภา สร แ	IE D32	403 006	STICL	ackiiowie	euge i	ne con		
•			•		up, e.g.	, to sel	ect a 1	-Wire ti	ming	other th	an the	e defau	ılt)	
Case A	: 1-Wire	e Idle (	(1WB =	0)										
S	AD,0	А	ADJP	А	<byte></byte>	A	<byte></byte>	A	Р					
	Repeat to set additional port parameters													
The control byte is always acknowledged, regardless of its value. See the <u>Adjust 1-Wire Port</u> command description for the format of the control byte.														
Case B	: 1-Wire	e Busy	(1WB =	= 1)										
S	AD,0	А	ADJP	A١	Р	]								
The ma	The master should stop and restart as soon as the DS2483 does not acknowledge the command code.													



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

Verifying the 1-Wire port configuration The <u>Adjust 1-Wire Port</u> command sets the read pointer to the Port Configuration register. If other commands were issued to the DS2483 since then, use the <u>Set Read Pointer</u> command first to position the read pointer to the Port Configuration register. Condition: 1-Wire Idle (1WB = 0), Read Pointer at Port Configuration Register								
S AD,1 A <byte> A <byte> A <byte> A <byte> A</byte></byte></byte></byte>								
Repeat to read additional port parameters								
1-Wire Reset (To Begin or End 1-Wire Communication)								
Case A: 1-Wire Idle (1WB = 0), No Busy Polling to Read the Result								
S         AD,0         A         1WRS         A         P         (Idle)         S         AD,1         A <byte>         A\         P</byte>								
In the first cycle, the master sends the command. Then the master waits (Idle) for the 1-Wire reset to complete. In the second cycle, the DS2483 is accessed to read the result of the 1-Wire reset from the Status register.								
Case B: 1-Wire Idle (1WB = 0), Busy Polling Until the 1-Wire Command is Completed, then Read the Result								
S AD,0 A 1WRS A Sr AD,1 A <byte> A <byte> A\ P</byte></byte>								
Repeat until the 1WB bit has changed to 0.								
Case C: 1-Wire Busy (1WB = 1)								
S AD,0 A 1WRS A\ P								
The master should stop and restart as soon as the DS2483 does not acknowledge the command code.								

# **Single-Channel 1-Wire Master** with Adjustable Timing and Sleep Mode

<b>1-Wire Single Bit (To Generate a Single Time Slot on the 1-Wire Line)</b> Case A: 1-Wire Idle (1WB = 0), No Busy Polling
S     AD,0     A     1WSB     A <byte>     A     P     (Idle)</byte>
S AD,1 A <byte> A\ P</byte>
The idle time is needed for the 1-Wire function to complete. Then access the device in read mode to get the result from the <u>1-Wire Single Bit</u> command.
Case B: 1-Wire Idle (1WB = 0), Busy Polling Until the 1-Wire Command is Completed
S     AD,0     A     1WSB     A <byte>     A       Repeat until the 1WB bit has changed to 0.</byte>
Sr AD,1 A <byte> A <byte> A\ P</byte></byte>
When 1WB has changed from 1 to 0, the Status register holds the valid result of the <u>1-Wire Single Bit</u> command.
Case C: 1-Wire Busy (1WB = 1)
S AD,0 A 1WSB A\ P
The master should stop and restart as soon as the DS2483 does not acknowledge the command code.
1-Wire Write Byte (To Send a Command Code or Data Byte to the 1-Wire Line)
Case A: 1-Wire Idle (1WB = 0), No Busy Polling
S AD,0 A 1WWB A 33h A P (Idle)
33h is the valid 1-Wire ROM function command for Read ROM. The idle time is needed for the 1-Wire function to complete. There is no data read back from the 1-Wire line with this command.
Case B: 1-Wire Idle (1WB = 0), Busy Polling Until the 1-Wire Command is Completed.
S     AD,0     A     1WWB     A     33h     A       Repeat until the 1WB bit has changed to 0.
Sr AD,1 A <byte> A <byte> A\ P</byte></byte>
When 1WB has changed from 1 to 0, the 1-Wire Write Byte command is completed.
Case C: 1-Wire Busy (1WB = 1)
S AD,0 A 1WWB A\ P
The master should stop and restart as soon as the DS2483 does not acknowledge the command code.
Maxim Integrated Products 24

# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

1-Wire Read Byte (To Read a Byte from the 1-Wire Line)										
Case A: 1-Wire Idle (1WB = 0), No Busy Polling, Set Read Pointer <b>After</b> Idle Time										
S AD,0 A 1WRB A P (Idle)										
S AD,0 A SRP A E1h A Sr AD,1 A <byte> A\ P</byte>										
The idle time is needed for the 1-Wire function to complete. Then set the read pointer to the Read Data register (code E1h) and access the device again to read the data byte that was obtained from the 1-Wire line.										
Case B: 1-Wire Idle (1WB = 0), No Busy Polling, Set Read Pointer <b>Before</b> Idle Time										
S AD,0 A 1WRB A Sr AD,0 A SRP A E1h A P										
(Idle) S AD,1 A <byte> A\ P</byte>										
The read pointer is set to the Read Data register (code E1h) while the <u>1-Wire Read Byte</u> command is still in prog- ress. Then, after the 1-Wire function is completed, the device is accessed to read the data byte that was obtained from the 1-Wire line.										
Case C: 1-Wire Idle (1WB = 0), Busy Polling Until the 1-Wire Command is Completed										
S AD,0 A 1WRB A Repeat until the 1WB bit has changed to 0.										
Sr AD,1 A <byte> A <byte> A\</byte></byte>										
Sr AD,0 A SRP A E1h A Sr AD,1 A <byte> A\ P</byte>										
Poll the Status segister until the 1WB bit has changed from 1 to 0. Then set the read pointer to the Read Data reg- ister (code E1h) and access the device again to read the data byte that was obtained from the 1-Wire line.										
Case D: 1-Wire Busy (1WB = 1)										
S AD,0 A 1WRB A\ P										
The master should stop and restart as soon as the DS2483 does not acknowledge the command code.										



# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

**I<sup>2</sup>C Communication Examples (continued)** 

1-Wire Triplet (To Perform a Search ROM Function on 1-Wire Line)
Case A: 1-Wire Idle (1WB = 0), No Busy Polling
S AD,0 A 1WT A <byte> A P (Idle)</byte>
S AD,1 A <byte> A\ P</byte>
The idle time is needed for the 1-Wire function to complete. Then access the device in read mode to get the result from the <u>1-Wire Triplet</u> command.
Case B: 1-Wire Idle (1WB = 0), Busy Polling Until the 1-Wire Command is Completed
S AD,0 A 1WT A <byte> A Repeat until the 1WB bit has changed to 0.</byte>
Sr AD,1 A <byte> A <byte> A\ P</byte></byte>
When 1WB has changed from 1 to 0, the Status register holds the valid result of the 1-Wire Triplet command.
Case C: 1-Wire Busy (1WB = 1)
S AD,0 A 1WT A\ P
The master should stop and restart as soon as the DS2483 does not acknowledge the command code.

# **Single-Channel 1-Wire Master** with Adjustable Timing and Sleep Mode

### **Applications Information**

#### **SDA and SCL Pullup Resistors**

SDA is an open-drain output on the DS2483 that requires a pullup resistor to realize high-logic levels. Because the DS2483 uses SCL only as input (no clock stretching), the master can drive SCL either through an open-drain/collector output with a pullup resistor or a push-pull output.

#### **Pullup Resistor Rp Sizing**

According to the I<sup>2</sup>C specification, a slave device must be able to sink at least 3mA at a V<sub>OL</sub> of 0.4V. This DC condition determines the minimum value of the pullup resistor: **R**<sub>P(MIN)</sub> = (V<sub>CI2C</sub> - 0.4V)/3mA. With an I<sup>2</sup>C pullup voltage V<sub>CI2C</sub> of 5.5V, the minimum value for the pullup resistor is 1.7kΩ. The "Minimum R<sub>P</sub>" line in Figure 10 shows how the minimum pullup resistor changes with the operating (pullup) voltage.

For I<sup>2</sup>C systems, the rise time and fall time are measured from 30% to 70% of the pullup voltage. The maximum bus capacitance,  $C_{B}$ , is 400pF. The maximum rise time

must not exceed 300ns. Assuming maximum rise time, the maximum resistor value at any given capacitance C<sub>B</sub> is calculated as:  $R_{P(MAX)} = 300ns/(C_B \times ln(7/3))$ . For a bus capacitance of 400pF, the maximum pullup resistor would be 885 $\Omega$ .

Because an 885 $\Omega$  pullup resistor, as would be required to meet the rise time specification at 400pF bus capacitance, is lower than R<sub>P(MIN)</sub> at 5.5V, a different approach is necessary. The "Maximum Load at Minimum R<sub>P</sub> Fast Mode" line in Figure 10 is generated by first calculating the minimum pullup resistor at any given operating voltage ("Minimum R<sub>P</sub>" line) and then calculating the respective bus capacitance that yields a 300ns rise time.

Only for pullup voltages of 3V and lower can the maximum permissible 400pF bus capacitance be maintained. A reduced 300pF bus capacitance is acceptable for 4V and lower pullup voltages. For fast mode operation at any pullup voltage, the bus capacitance must not exceed 200pF. The corresponding pullup resistor value at the voltage is indicated by the "Minimum Rp" line.



Figure 10. I<sup>2</sup>C Fast Mode Pullup Resistor Selection Chart

# **Single-Channel 1-Wire Master** with Adjustable Timing and Sleep Mode

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
DS2483R+T	-40°C to +85°C	6 SOT23 (3k pieces)
DS2483Q+T	-40°C to +85°C	8 TDFN-EP* (2.5k pieces)

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

\*EP = Exposed pad.

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.	
6 SOT23	U6SN+1	<u>21-0058</u>	<u>90-0175</u>	
8 TDFN-EP	T823+1	<u>21-0174</u>	<u>90-0091</u>	

# Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode

## **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	12/11	Initial release	—

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

#### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_

Maxim is a registered trademark of Maxim Integrated Products, Inc.