











DRV8814

SLVSAB9E-MAY 2010-REVISED NOVEMBER 2015

DRV8814 DC Motor Driver IC

Features

- 8 V to 45 V Operating Supply Voltage Range
- 2.5 A Maximum Drive Current at 24 V and T_A = 25°C
- **Dual H-Bridge Current-Control Motor Driver**
 - Drives Two DC Motors
 - Four Level Winding Current Control
- Multiple Decay Modes
 - Slow Decay
 - Fast Decay
- Industry Standard Parallel Digital Control Interface
- Low Current Sleep Mode
- Built-In 3.3-V Reference Output
- Small Package and Footprint
- **Protection Features**
 - Overcurrent Protection (OCP)
 - Thermal Shutdown (TSD)
 - VM Undervoltage Lockout (UVLO)
 - Fault Condition Indication Pin (nFAULT)

2 Applications

- **Printers**
- Scanners
- Office Automation Machines
- **Gaming Machines**
- **Factory Automation**
- Robotics

3 Description

The DRV8814 provides an integrated motor driver solution for printers, scanners, and other automated equipment applications. The device has two H-bridge drivers, and is intended to drive DC motors. The output driver block for each consists of N-channel power MOSFET's configured as H-bridges to drive the motor windings. The DRV8814 can supply up to 2.5-A peak or 1.75-A RMS output current (with proper heatsinking at 24 V and 25°C) per H-bridge.

A simple parallel digital control interface is compatible with industry-standard devices. Decay mode is programmable to allow braking or coasting of the motor when disabled.

Internal shutdown functions are provided for over current protection, short circuit protection, under voltage lockout, and over temperature.

The DRV8814 is available in a 28-pin HTSSOP package with PowerPAD™ (Eco-friendly: RoHS & no Sb/Br).

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | |
|-------------|-------------|-------------------|--|
| DRV8814 | HTSSOP (28) | 9.70 mm x 4.40 mm | |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic






Table of Contents

| 1 | Features 1 | 8 Application and Implementation 13 |
|---|--------------------------------------|-----------------------------------------------------|
| 2 | Applications 1 | 8.1 Application Information |
| 3 | Description 1 | 8.2 Typical Application |
| 4 | Revision History2 | 9 Power Supply Recommendations 15 |
| 5 | Pin Configuration and Functions | 9.1 Bulk Capacitance |
| 6 | Specifications5 | 9.2 Power Supply and Logic Sequencing 15 |
| · | 6.1 Absolute Maximum Ratings | 10 Layout 16 |
| | 6.2 ESD Ratings | 10.1 Layout Guidelines 16 |
| | 6.3 Recommended Operating Conditions | 10.2 Layout Example 16 |
| | 6.4 Thermal Information | 10.3 Thermal Considerations 16 |
| | 6.5 Electrical Characteristics | 11 Device and Documentation Support 18 |
| | 6.6 Typical Characteristics | 11.1 Documentation Support |
| 7 | Detailed Description 8 | 11.2 Community Resources |
| • | 7.1 Overview 8 | 11.3 Trademarks |
| | 7.2 Functional Block Diagram 8 | 11.4 Electrostatic Discharge Caution |
| | 7.3 Feature Description | 11.5 Glossary |
| | 7.4 Device Functional Modes | 12 Mechanical, Packaging, and Orderable Information |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (August 2013) to Revision E

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section


Product Folder Links: DRV8814

Copyright © 2010-2015, Texas Instruments Incorporated



5 Pin Configuration and Functions

PWP Package 28-Pin HTSSOP with PowerPAD™ Top View



Pin Functions

| PIN | | VO ⁽¹⁾ | DESCRIPTION | EXTERNAL COMPONENTS |
|-----------|--------|-------------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------|
| NAME | | | DESCRIPTION | OR CONNECTIONS |
| POWER AND | GROUND | | | |
| GND | 14, 28 | - | Device ground | |
| VMA | 4 | - | Bridge A power supply | Connect to motor supply (8 V to 45 V). Both pins must be |
| VMB | 11 | - | Bridge B power supply | connected to the same supply, bypassed with a 0.1-µF capacitor to GND, and connected to appropriate bulk capacitance. |
| V3P3OUT | 15 | 0 | 3.3-V regulator output | Bypass to GND with a 0.47-µF 6.3-V ceramic capacitor. Can be used to supply VREF. |
| CP1 | 1 | Ю | Charge pump flying capacitor | Connect a 0.04 uF F0 V connector between CR1 and CR2 |
| CP2 | 2 | Ю | Charge pump flying capacitor | Connect a 0.01-µF 50-V capacitor between CP1 and CP2. |
| VCP | 3 | Ю | High-side gate drive voltage | Connect a 0.1-μF 16-V ceramic capacitor and a 1-MΩ to VM. |
| CONTROL | | | | |
| AENBL | 21 | I | Bridge A enable | Logic high to enable bridge A |
| APHASE | 20 | I | Bridge A phase (direction) | Logic high sets AOUT1 high, AOUT2 low |
| AI0 | 24 | I | Dridge A current est | Cata bridge A current: 00 1000/ 01 710/ 10 200/ 11 0 |
| Al1 | 25 | I | Bridge A current set | Sets bridge A current: 00 = 100%, 01 = 71%, 10 = 38%, 11 = 0 |
| BENBL | 22 | I | Bridge B enable | Logic high to enable bridge B |
| BPHASE | 23 | I | Bridge B phase (direction) | Logic high sets BOUT1 high, BOUT2 low |
| BI0 | 26 | I | Dridge D current set | Coto bridge D current: 00 1000/ 01 740/ 10 200/ 14 0 |
| BI1 | 27 | I | Bridge B current set | Sets bridge B current: 00 = 100%, 01 = 71%, 10 = 38%, 11 = 0 |
| DECAY | 19 | ı | Decay (brake) mode | Low = brake (slow decay), high = coast (fast decay) |
| nRESET | 16 | I | Reset input | Active-low reset input initializes internal logic and disables the H-bridge outputs |
| nSLEEP | 17 | I | Sleep mode input | Logic high to enable device, logic low to enter low-power sleep mode |
| AVREF | 12 | I | Bridge A current set reference input | Reference voltage for winding current set. Can be driven |
| BVREF | 13 | I | Bridge B current set reference input | individually with an external DAC for microstepping, or tied to a reference (e.g., V3P3OUT). |

(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output



Pin Functions (continued)

| PIN | | I/O ⁽¹⁾ | DESCRIPTION | EXTERNAL COMPONENTS | | | |
|-------------|----------|--------------------|--------------------------|-----------------------------------------------------------|--|--|--|
| NAME | NAME NO. | | DESCRIPTION | OR CONNECTIONS | | | |
| STATUS | | | | | | | |
| nFAULT 18 C | | OD | Fault | Logic low when in fault condition (overtemp, overcurrent) | | | |
| OUTPUT | | | * | | | | |
| ISENA | 6 | Ю | Bridge A ground / Isense | Connect to current sense resistor for bridge A | | | |
| ISENB | 9 | Ю | Bridge B ground / Isense | Connect to current sense resistor for bridge B | | | |
| AOUT1 | 5 | 0 | Bridge A output 1 | Connect to motor winding A | | | |
| AOUT2 | 7 | 0 | Bridge A output 2 | Connect to motor winding A | | | |
| BOUT1 | 10 | 0 | Bridge B output 1 | Connect to motor winding D | | | |
| BOUT2 | 8 | 0 | Bridge B output 2 | Connect to motor winding B | | | |



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted. (1)

| | | MIN | MAX | UNIT |
|--------------------------------------------------------------|------------------|------------|--------------------|------|
| Power supply voltage range | VMx | -0.3 | 47 | V |
| Power supply ramp rate | VMx | | 1 | V/µs |
| Digital pin voltage range | | -0.5 | 7 | V |
| Input voltage | V _{REF} | -0.3 | 4 | V |
| ISENSEx pin voltage (2) | | -0.8 | 8.0 | V |
| Peak motor drive output current, t < 1 μS | | Internall | Internally limited | |
| Continuous motor drive output current (3) | | 0 | 2.5 | Α |
| Continuous total power dissipation | | See Therma | I Information | |
| Operating virtual junction temperature range, T _J | | -40 | 150 | °C |
| Operating ambient temperature range, T _A | | -40 | 85 | °C |
| Storage temperature, T _{STG} | | -60 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---------------------------------------------------------------------|-------|------|
| V | Floatroatatia diaaharaa | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | \/ |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|-------------------|-------------------------------------------------|-----|---------|------|
| V_{M} | Motor power supply voltage range ⁽¹⁾ | 8 | 45 | V |
| V_{REF} | VREF input voltage ⁽²⁾ | 1 | 3.5 | V |
| I _{V3P3} | V3P3OUT load current | 0 | 1 | mA |
| f _{PWM} | Externally applied PWM frequency | 0 | 100 | kHz |

⁽¹⁾ All V_M pins must be connected to the same supply voltage.

6.4 Thermal Information

| | | DRV8814 | |
|----------------------|----------------------------------------------|--------------|------|
| | THERMAL METRIC ⁽¹⁾ | PWP (HTSSOP) | UNIT |
| | | 28 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 31.6 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 15.9 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 5.6 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 0.2 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 5.5 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | 1.4 | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ Transients of ±1 V for less than 25 ns are acceptable.

⁽³⁾ Power dissipation and thermal limits must be observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Operational at VREF between 0 V and 1 V, but accuracy is degraded.




6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|----------------------------------------|--------------------------------------------------------------------|-----|------|--------------|------|
| POWER | SUPPLIES | | | | | |
| I _{VM} | VM operating supply current | V _M = 24 V, f _{PWM} 50 kHz | | 5 | 8 | mA |
| I_{VMQ} | VM sleep mode supply current | V _M = 24 V | | 10 | 20 | μΑ |
| V _{UVLO} | VM undervoltage lockout voltage | V _M rising | | 7.8 | 8.2 | V |
| | JT REGULATOR | | | | | |
| V_{3P3} | V3P3OUT voltage | IOUT = 0 to 1 mA | 3.2 | 3.3 | 3.4 | V |
| LOGIC-I | LEVEL INPUTS | | | | | |
| V _{IL} | Input low voltage | | | 0.6 | 0.7 | V |
| V _{IH} | Input high voltage | | 2 | | 5.25 | V |
| V _{HYS} | Input hysteresis | | 0.3 | 0.45 | 0.6 | V |
| I _{IL} | Input low current | VIN = 0 | -20 | | 20 | μA |
| I _{IH} | Input high current | VIN = 3.3 V | | 33 | 100 | μA |
| | OUTPUT (OPEN-DRAIN OUTPUT) | | | | | |
| V _{OL} | Output low voltage | I _O = 5 mA | | | 0.5 | V |
| I _{OH} | Output high leakage current | V _O = 3.3 V | | | 1 | μA |
| DECAY | | , - | | | | |
| V _{IL} | Input low threshold voltage | For slow decay (brake) mode | 0 | | 0.8 | V |
| V _{IH} | Input high threshold voltage | For fast decay (coast) mode | 2 | | | V |
| I _{IN} | Input current | VIN = 0 V to 3.3 V | | | ±40 | μA |
| | GE FETS | l . | | | | |
| | | V _M = 24 V, I _O = 1 A, T _J = 25°C | | 0.2 | | _ |
| R _{DS(ON)} | HS FET on resistance | V _M = 24 V, I _O = 1 A, T _J = 85°C | | 0.25 | 0.32 | Ω |
| | | V _M = 24 V, I _O = 1 A, T _J = 25°C | | 0.2 | | |
| R _{DS(ON)} | LS FET on resistance | V _M = 24 V, I _O = 1 A, T _J = 85°C | | 0.25 | 0.32 | Ω |
| I _{OFF} | Off-state leakage current | | -20 | | 20 | μA |
| MOTOR | DRIVER | | | | | |
| f _{PWM} | Internal current control PWM frequency | | | 50 | | kHz |
| t _{BLANK} | Current sense blanking time | | | 3.75 | | μs |
| t _R | Rise time | | 50 | | 300 | ns |
| t _F | Fall time | | 50 | | 300 | ns |
| - | CTION CIRCUITS | | | | | |
| I _{OCP} | Overcurrent protection trip level | | 3 | | | Α |
| t _{TSD} | Thermal shutdown temperature | Die temperature | 150 | 160 | 180 | °C |
| | NT CONTROL | | | | | |
| I _{REF} | VREF input current | VREF = 3.3 V | -3 | | 3 | μA |
| | | xVREF = 3.3 V, 100% current setting | 635 | 660 | 685 | |
| V_{TRIP} | xISENSE trip voltage | xVREF = 3.3 V, 71% current setting | 445 | 469 | 492 | mV |
| | - | xVREF = 3.3 V, 38% current setting | 225 | 251 | 276 | |
| A _{ISENSE} | Current sense amplifier gain | Reference only | | 5 | | V/V |



6.6 Typical Characteristics





7 Detailed Description


7.1 Overview

The DRV8814 is an integrated motor driver solution for two brushed DC motors. The device integrates two NMOS H-bridges, current sense, regulation circuitry, and detailed fault detection. The DRV8814 can be powered with a supply voltage between 8 V and 45 V and is capable of providing an output current up to 2.5 A full-scale.

A PHASE/ENBL interface allows for simple interfacing to the controller circuit. The winding current control allows the external controller to adjust the regulated current that is provided to the motor. The current regulation is highly configurable, with two decay modes of operation. Fast and slow decay can be selected depending on the application requirements.

A low-power sleep mode is included which allows the system to save power when not driving the motor.

7.2 Functional Block Diagram



n Feedback Copyright © 2010–2015, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 PWM Motor Drivers

The DRV8814 contains two H-bridge motor drivers with current-control PWM circuitry. A block diagram of the motor control circuitry is shown in Figure 5.




Figure 5. Motor Control Circuitry

NOTE

There are multiple VM pins. All VM pins must be connected together to the motor supply voltage.

Copyright © 2010–2015, Texas Instruments Incorporated



7.4 Device Functional Modes

7.4.1 Bridge Control

The xPHASE input pins control the direction of current flow through each H-bridge, and hence the direction of rotation of a DC motor. The xENBL input pins enable the H-bridge outputs when active high, and can also be used for PWM speed control of the motor. Note that the state of the DECAY pin selects the behavior of the bridge when xENBL = 0, allowing the selection of slow decay (brake) or fast decay (coast). Table 1 shows the logic.

Table 1. H-Bridge Logic

| DECAY | xENBL | xPHASE | xOUT1 | xOUT2 |
|-------|-------|--------|-------|-------|
| 0 | 0 | X | L | L |
| 1 | 0 | X | Z | Z |
| Х | 1 | 1 | Н | L |
| Х | 1 | 0 | L | Н |

7.4.2 Current Regulation

The maximum current through the motor winding is regulated by a fixed-frequency PWM current regulation, or current chopping. When the H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding. Once the current hits the current chopping threshold, the bridge disables the current until the beginning of the next PWM cycle.

For DC motors, current regulation is used to limit the start-up and stall current of the motor. Speed control is typically performed by providing an external PWM signal to the ENBLx input pins.

If the current regulation feature is not needed, it can be disabled by connecting the xISENSE pins directly to ground, and connecting the xVREF pins to V3P3.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins, multiplied by a factor of 5, with a reference voltage. The reference voltage is input from the xVREF pins, and is scaled by a 2-bit DAC that allows current settings of 100%, 71%, 38% of full-scale, plus zero.

The full-scale (100%) chopping current is calculated in Equation 1.

$$I_{CHOP} = \frac{V_{REFX}}{5 \times R_{ISENSE}} \tag{1}$$

Example:

If a $0.25-\Omega$ sense resistor is used and the VREFx pin is 2.5 V, the full-scale (100%) chopping current will be 2.5 V / (5 x 0.25Ω) = 2 A.

Two input pins per H-bridge (xl1 and xl0) are used to scale the current in each bridge as a percentage of the full-scale current set by the VREF input pin and sense resistance. The function of the pins is shown in Table 2.

Table 2. H-Bridge Pin Functions

| xl1 | xI0 | RELATIVE CURRENT (% FULL-SCALE CHOPPING CURRENT) |
|-----|-----|--------------------------------------------------|
| 1 | 1 | 0% (Bridge disabled) |
| 1 | 0 | 38% |
| 0 | 1 | 71% |
| 0 | 0 | 100% |



NOTE

When both xI bits are 1, the H-bridge is disabled and no current flows.

Example:

If a $0.25-\Omega$ sense resistor is used and the VREF pin is 2.5 V, the chopping current will be 2 A at the 100% setting (xI1, xI0 = 00). At the 71% setting (xI1, xI0 = 01) the current will be 2 A x 0.71 = 1.42 A, and at the 38% setting (xI1, xI0 = 10) the current will be 2 A x 0.38 = 0.76 A. If (xI1, xI0 = 11) the bridge will be disabled and no current will flow.

7.4.3 Decay Mode and Braking

During PWM current chopping, the H-bridge is enabled to drive current through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 6 as case 1. The current flow direction shown indicates the state when the xENBL pin is high.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. As the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast decay mode is shown in Figure 6 as case 2.

In slow decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 6 as case 3.




Figure 6. Decay Mode

The DRV8814 supports fast decay and slow decay mode. Slow or fast decay mode is selected by the state of the DECAY pin - logic low selects slow decay, and logic high sets fast decay mode. Note that the DECAY pin sets the decay mode for both H-bridges.

DECAY mode also affects the operation of the bridge when it is disabled (by taking the ENBL pin inactive). This applies if the ENABLE input is being used for PWM speed control of the motor, or if it is simply being used to start and stop motor rotation.



If the DECAY pin is high (fast decay), when the bridge is disabled fast decay mode will be entered until the current through the bridge reaches zero. Once the current is at zero, the bridge is disabled to prevent the motor from reversing direction. This allows the motor to coast to a stop.

If the DECAY pin is low (slow decay), both low-side FETs will be turned on when ENBL is made inactive. This essentially shorts out the back EMF of the motor, causing the motor to brake, and stop quickly. The low-side FETs will stay in the ON state even after the current reaches zero.

7.4.4 Blanking Time

After the current is enabled in an H-bridge, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at 3.75 µs. Note that the blanking time also sets the minimum on time of the PWM.

7.4.5 nRESET and nSLEEP Operation

The nRESET pin, when driven active low, resets the internal logic. It also disables the H-bridge drivers. All inputs are ignored while nRESET is active.

Driving nSLEEP low will put the device into a low power sleep state. In this state, the H-bridges are disabled, the gate drive charge pump is stopped, the V3P3OUT regulator is disabled, and all internal clocks are stopped. In this state all inputs are ignored until nSLEEP returns inactive high. When returning from sleep mode, some time (approximately 1 ms) needs to pass before the motor driver becomes fully operational.

7.4.6 Protection Circuits

The DRV8814 is fully protected against undervoltage, overcurrent and overtemperature events.

7.4.6.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. The device will remain disabled until either nRESET pin is applied, or VM is removed and re-applied.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Note that overcurrent protection does not use the current sense circuitry used for PWM current control, and is independent of the I_{SENSE}resistor value or VREF voltage.

7.4.6.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume.

7.4.6.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled and internal logic will be reset. Operation will resume when V_M rises above the UVLO threshold.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8814 can be used to control two brushed DC motors. The PHASE/ENBL interface controls the outputs and current control can be implemented with the internal current regulation circuitry. Detailed fault reporting is provided with the internal protection circuits and nFAULT pin.

8.2 Typical Application




Figure 7. Typical Application Schematic

8.2.1 Design Requirements

Specific parameters for designing a dual brushed DC motor drive system.

Table 3. Design Parameters

| DESIGN PARAMETER | REFERENCE | EXAMPLE VALUE |
|---------------------------|--------------------|---------------|
| Supply Voltage | VM | 24 V |
| Motor Winding Resistance | R_L | 3.9 Ω |
| Moto Winding Inductance | IL | 2.9 mH |
| Sense Resistor Value | R _{SENSE} | 200 mΩ |
| Target Full-Scale Current | I _{FS} | 1.25 A |



8.2.2 Detailed Design Procedure

8.2.2.1 Current Regulation

In a stepper motor, the set full-scale current (I_{FS}) is the maximum current driven through either winding. This quantity depends on the xVREF analog voltage and the sense resistor value (R_{SENSE}). During stepping, I_{FS} defines the current chopping threshold (I_{TRIP}) for the maximum current step. The gain of DRV8814 is set for 5 V/V.

$$I_{FS}(A) = \frac{xVREF(V)}{A_v \times R_{SENSE}(\Omega)} = \frac{xVREF(V)}{5 \times R_{SENSE}(\Omega)}$$
(2)

To achieve $I_{FS} = 1.25$ A with R_{SENSE} of 0.2 Ω , xVREF should be 1.25 V.

8.2.2.2 Decay Modes

The DRV8814 supports two different decay modes: slow decay and fast decay. The current through the motor windings is regulated using a fixed-frequency PWM scheme. This means that after any drive phase, when a motor winding current has hit the current chopping threshold (I_{TRIP}), the DRV8814 places the winding in one of the two decay modes until the PWM cycle has expired. Afterward, a new drive phase starts. The blanking time, t_{BLANK} , defines the minimum drive time for the current chopping. I_{TRIP} is ignored during t_{BLANK} , so the winding current may overshoot the trip level.


8.2.2.3 Sense Resistor

The power dissipated by the sense resistor equals $Irms^2 \times R$. For example, if the rms motor current is 2-A and a $100\text{-m}\Omega$ sense resistor is used, the resistor dissipates 2 $A^2 \times 0.1$ $\Omega = 0.4$ W. The power quickly increases with greater current levels.

Resistors typically have a rated power within some ambient temperature range, along with a derated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, margin should be added. It is always best to measure the actual sense resistor temperature in a final system, along with the power MOSFETs, as those are often the hottest components.

Because power resistors are larger and more expensive than standard resistors, it is common practice to use multiple standard resistors in parallel, between the sense node and ground. This distributes the current and heat dissipation.

8.2.3 Application Curves





9 Power Supply Recommendations

The DRV8814 is designed to operate from an input voltage supply (VMx) range from 8 V to 45 V. Two 0.1- μ F ceramic capacitors rated for VMx must be placed as close as possible to the VMA and VMB pins respectively (one on each pin). In addition to the local decoupling caps, additional bulk capacitance is required and must be sized accordingly to the application requirements.

9.1 Bulk Capacitance

Bulk capacitance sizing is an important factor in motor drive system design. It is dependent on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- Motor start-up current
- · Motor braking method

The inductance between the power supply and motor drive system limits the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. You should size the bulk capacitance to meet acceptable voltage ripple levels.

The data sheet generally provides a recommended value but system level testing is required to determine the appropriate sized bulk capacitor.




Figure 10. Setup of Motor Drive System With External Power Supply

9.2 Power Supply and Logic Sequencing

There is no specific sequence for powering-up the DRV8814. It is okay for digital input signals to be present before VMx is applied. After VMx is applied to the DRV8814, it begins operation based on the status of the control pins.



10 Layout

10.1 Layout Guidelines

- The VMA and VMB pins should be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of 0.1-µF rated for VMx. This capacitor should be placed as close to the VMA and VMB pins as possible with a thick trace or ground plane connection to the device GND pin.
- The VMA and VMB pins must be bypassed to ground using an appropriate bulk capacitor. This component
 may be an electrolytic and should be located close to the DRV8814.
- A low-ESR ceramic capacitor must be placed in between the CPL and CPH pins. TI recommends a value of 0.01-µF rated for VMx. Place this component as close to the pins as possible.
- A low-ESR ceramic capacitor must be placed in between the VMA and VCP pins. TI recommends a value of 0.1-μF rated for 16 V. Place this component as close to the pins as possible. Also, place a 1-MΩ resistor between VCP and VMA.
- Bypass V3P3 to ground with a ceramic capacitor rated 6.3 V. Place this bypass capacitor as close to the pin as possible.

10.2 Layout Example




Figure 11. DRV8814 Layout Example

10.3 Thermal Considerations

10.3.1 Thermal Protection

The DRV8814 has thermal shutdown (TSD) as described in *Thermal Shutdown (TSD)*. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.



Thermal Considerations (continued)

10.3.2 Power Dissipation

Power dissipation in the DRV8814 is dominated by the power dissipated in the output FET resistance, or RDS(ON). Average power dissipation when running a stepper motor can be roughly estimated by Equation 3.

$$P_{TOT} = 4 \times R_{DS(ON)} \times (I_{OUT(RMS)})^{2}$$

where

- P_{TOT} is the total power dissipation
- R_{DS(ON)} is the resistance of each FET
- I_{OUT(RMS)} is the RMS output current being applied to each winding
- $I_{OUT(RMS)}$ is equal to approximately 0.7 x the full-scale output current setting

(3)

The factor of 4 comes from the fact that there are two motor windings, and at any instant two FETs are conducting winding current for each winding (one high-side and one low-side).

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

R_{DS(ON)} increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

10.3.3 Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report PowerPADTM Thermally Enhanced Package, SLMA002, and TI application brief PowerPAD™ Made Easy, SLMA004, available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.

Copyright © 2010-2015, Texas Instruments Incorporated Product Folder Links: DRV8814



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- PowerPAD™ Thermally Enhanced Package, SLMA002
- PowerPAD™ Made Easy, SLMA004

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

20-Oct-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| DRV8814PWP | ACTIVE | HTSSOP | PWP | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | DRV8814 | Samples |
| DRV8814PWPR | ACTIVE | HTSSOP | PWP | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | DRV8814 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

20-Oct-2014

| n no event shall TI's liability arising out of | such information exceed the total purchase pr | rice of the TI part(s) at issue in this | document sold by TI to Customer on an annual basis. |
|------------------------------------------------|-----------------------------------------------|-----------------------------------------|-----------------------------------------------------|
| | | | |

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Oct-2014

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|-----------------------------------------------------------|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DRV8814PWPR | HTSSOP | PWP | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Oct-2014




*All dimensions are nominal

| Device | Device Package Type | | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|-------------|---------------------|-----|------|------|-------------|------------|-------------|--|
| DRV8814PWPR | HTSSOP | PWP | 28 | 2000 | 367.0 | 367.0 | 38.0 | |

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-38/AO 01/16

NOTE: A. All linear dimensions are in millimeters


Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity