

# CY62168DV30 MoBL<sup>®</sup> 16-Mbit (2M x 8) MoBL<sup>®</sup> Static RAM

### Features

- Very high speed
   55 ns
- Wide voltage range □ 2.2 V – 3.6 V
- Ultra-low active power
  - Typical active current: 2 mA @ f = 1 MHz
  - □ Typical active current: 15 mA @ f = f<sub>Max</sub> (55 ns Speed)
- Ultra-low standby power
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Available in non Pb-free 48-ball very fine ball grid array (VFBGA) package.

### **Functional Description**<sup>[1]</sup>

The CY62168DV30 is a high-performance CMOS static RAMs organized as 2048Kbit words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an

### Logic Block Diagram

automatic power-down feature that significantly reduces power consumption. The device can be put into standby mode reducing power consumption by 90% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected Chip Enable 1 (CE<sub>1</sub>) HIGH or Chip Enable 2 (CE<sub>2</sub>) LOW. The input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when: deselected Chip Enable 1 (CE<sub>1</sub>) HIGH or Chip Enable 1 (CE<sub>1</sub>) HIGH or Chip Enable 2 (CE<sub>2</sub>) LOW, outputs are disabled (OE HIGH), or during a write operation (Chip Enable 1 (CE<sub>1</sub>) LOW and Chip Enable 2 (CE<sub>2</sub>) HIGH and WE LOW).

<u>Writing</u> to the device is accomplished by taking Chip Enable 1 ( $\underline{CE}_1$ ) LOW and Chip Enable 2 (CE<sub>2</sub>) HIGH and Write Enable (WE) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins(A<sub>0</sub> through A<sub>20</sub>).

Reading from the device is accomplished by taking Chip Enable 1 (CE<sub>1</sub>) and Output Enable (OE) LOW and Chip Enable 2 (CE<sub>2</sub>) HIGH while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected (CE<sub>1</sub> LOW and CE<sub>2</sub> HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE<sub>1</sub> LOW and CE<sub>2</sub> HIGH and WE LOW). See the "Truth Table" on page 10 for a complete description of read and write modes.



#### Note

1. For best-practice recommendations, please refer to the Cypress application note entitled System Design Guidelines, available at http://www.cypress.com.

**Cypress Semiconductor Corporation** Document Number : 38-05329 Rev. \*I 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 19, 2010



## Contents

Pin Configuration	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	

Truth Table	
Ordering Information	10
Ordering Code Definition	10
Package Diagram	
Acronyms	11
Document Conventions	11
Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	13
Worldwide Sales and Design Support	13
Products	13
PSoC Solutions	13



### Pin Configuration<sup>[2]</sup>



### **Product Portfolio**

	V <sub>CC</sub> Range (V)					Power	Dissipatio	'n		
Product			V <sub>CC</sub> Range (V) Sp		Operating I <sub>CC</sub> (mA)			Standby L (A)		
Floadet				(ns)	f = 1 MHz f = f <sub>Max</sub>		- Standby I <sub>SB2</sub> (μΑ)			
	Min	<b>Typ</b> <sup>[3]</sup>	Мах		<b>Typ</b> <sup>[3]</sup>	Мах	<b>Typ</b> <sup>[3]</sup>	Мах	<b>Typ</b> <sup>[3]</sup>	Мах
CY62168DV30LL	2.2	3.0	3.6	55	2	4	15	30	2.5	22

Notes 2.DNU pins have to be left floating or tied to V<sub>SS</sub> to ensure proper operation. 3.Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage temperature65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage to ground potential
DC voltage applied to outputs in High-Z state $^{[4,\ 5]}$ 0.3 V to V $_{CC(max)}$ + 0.3 V

DC input voltage <sup>[4, 5]</sup>	-0.3 V to V <sub>CC(max)</sub> + 0.3 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> ) <sup>[6]</sup>	<b>V<sub>CC</sub></b> <sup>[7]</sup>
Industrial	–40 °C to +85 °C	2.2 V – 3.6 V

### **DC Electrical Characteristics** (Over the Operating Range)

		<b>T</b> . ( <b>0</b> , )		C	Y62168D	V30-55	11
Parameter	Description	Test Conditions		Min	<b>Typ</b> <sup>[8]</sup>	Мах	Unit
V <sub>OH</sub>	Output HIGH voltage	2.2 V <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7 V	I <sub>OH</sub> = -0.1 mA	2.0	-	_	V
		2.7 V <u>≤</u> V <sub>CC</sub> <u>≤</u> 3.6 V	I <sub>OH</sub> = -1.0 mA	2.4	-	-	
V <sub>OL</sub>	Output LOW voltage	2.2 V <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 2.7 V	I <sub>OL</sub> = 0.1 mA	-	Ι	0.4	V
		2.7 V <u>≤</u> V <sub>CC</sub> <u>≤</u> 3.6 V	I <sub>OL</sub> = 2.1 mA	-	Ι	0.4	
V <sub>IH</sub>	Input HIGH voltage	2.2 V <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7 V		1.8	Ι	V <sub>CC</sub> + 0.3	V
		2.7 V <u>≤</u> V <sub>CC</sub> <u>≤</u> 3.6 V		2.2	Ι	V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input LOW voltage	2.2 V <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7 V		-0.3	Ι	0.6	V
		$2.7 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$		-0.3	-	0.8	
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	GND <u>&lt;</u> V <sub>O</sub> ≤ V <sub>CC</sub> , Outpu	t disabled	-1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{Max} = 1/t_{RC}$	$V_{\rm CC} = 3.6 V,$	-	15	30	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA, CMOS level	-	2	4	
I <sub>SB1</sub>	Automatic CE Power-down current — CMOS inputs	$\label{eq:cell} \begin{array}{l} \overline{CE}_1 \geq V_{CC} - 0.2 \text{ V},  CE_2 \leq 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V},  V_{IN} \leq 0.2 \text{ V}, \\ f = f_{Max} \text{ (Address and data only)}, \\ f = 0  (\overline{OE}, \overline{WE}) \end{array}$		_	2.5	22	μA
I <sub>SB2</sub>	Automatic CE Power-down current— CMOS inputs	$\label{eq:constraint} \begin{array}{ c c } \hline \hline$		-	2.5	22	μΑ

- 4. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
  5. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
  6. T<sub>A</sub> is the "Instant-On" case temperature.
  7. Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 100 μs wait time after V<sub>CC</sub> stabilization.
  8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C



### Capacitance

Parameter <sup>[9]</sup>	Description	Test Conditions	Мах	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ.)}$	8	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter <sup>[9]</sup>	Description	Test Conditions	VFBGA	Unit
$\Theta_{JA}$	Thermal resistance (Junction to ambient)	Still air, soldered on a 3 × 4.5 inch, 2-layer printed circuit board	55	°C / W
Θ <sub>JC</sub>	Thermal resistance (Junction to case)		16	°C / W

### AC Test Loads and Waveforms



Parameters	2.5 V	3.0 V	Unit
R1	16600	1103	Ω
R2	15400	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.2	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[10]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1.5	-	3.6	V
ICCDR		$V_{CC} = 1.5 V$ $\overline{CE}_1 \ge V_{CC} - 0.2 V \text{ or } CE_2 \le 0.2 V$ $V_{IN} \ge V_{CC} - 0.2 V \text{ or } V_{IN} \le 0.2 V$	_	_	10	μΑ
t <sub>CDR<sup>[9]</sup></sub>	Chip deselect to data retention time		0	_	-	ns
t <sub>R</sub> <sup>[11]</sup>	Operation recovery time		55	_	_	ns

- 9. Tested initially and after any design or process changes that may affect these parameters. 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25 \text{ °C}$ 11. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} > 100 \ \mu s$  or stable at  $V_{CC(min)} > 100 \ \mu s$ .



# Data Retention Waveform





### Switching Characteristics Over the Operating Range

<b>D</b> [12]		55	ns	
Parameter <sup>[12]</sup>	Description	Min.	Max.	Unit
Read Cycle	•			
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid	-	55	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[13]</sup>	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[13, 14]</sup>	-	20	ns
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Low $Z^{[13]}$	10	_	ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH or $CE_2$ LOW to High $Z^{[13, 14]}$	_	20	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Power-up	0	_	ns
t <sub>PD</sub>	$\overline{CE}_1$ HIGH or $CE_2$ LOW to Power-down	-	55	ns
Write Cycle <sup>[15]</sup>			I	
t <sub>WC</sub>	Write cycle time	55	-	ns
t <sub>SCE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to write end	40	_	ns
t <sub>AW</sub>	Address set-up to write end	40	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address set-up to write start	0	-	ns
t <sub>PWE</sub>	WE Pulse width	40	-	ns
t <sub>SD</sub>	Data set-up to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	-	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[13, 14]</sup>		20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[13]</sup>	10	_	ns

<sup>Notes
12. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3ns or less (1V/ns), timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.
13. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
14. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outp<u>uts enter</u> a high impedance state.
15. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.</sup> 



### Switching Waveforms



- 16. <u>Dev</u>ice is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .

- 16. Device is continuously selected. OE, CE<sub>1</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>.
  17. WE is HIGH for read cycle.
  18. Address valid prior to or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.
  19. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
  20. Data I/O is high impedance if OE = V<sub>IH</sub>.
  21. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in high-impedance state.
  22. During this period, the I/Os are in output state and input signals should not be applied.



### Switching Waveforms (continued)



Figure 5. Write Cycle No. 3 (WE Controlled, OE LOW)<sup>[26]</sup>



- 23. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write. 24. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ 25. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high-impedance state. 26. During this period, the I/Os are in output state and input signals should not be applied



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
н	Х	х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data out (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	Data in (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )

### **Ordering Information**

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at http://www.cypress.com and refer to the product summary page at http://www.cypress.com/products. Cypress maintains a worldwide network of offices, solution centers, manufacturers representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62168DV30LL-55BVI	51-85178	48-ball Fine Pitch BGA (8 x 9.5 x 1 mm)	Industrial

Please contact your local Cypress sales representative for availability of these parts

### **Ordering Code Definition**





# Package Diagram



#### BOTTOM VIEW A1 CORNER ø0.05 M C $\phi$ Ø0.25 M C A B Ø0.30±0.05(48X) 654 , 3 А в 000000 0000000 С 9.50±0.10 0.75 5.25 D 000000 Е 2.625 000000 F 0 0 0 0 0 0 G $\oplus \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \oplus \oplus \oplus$ н - 1.875 -A 0.75 - 3.75 -B 8.00±0.10-□ 0.15(4X)

51-85178 \*A

### Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
VFBGA	very fine ball grid array
TSOP	thin small outline package

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
μΑ	microamperes
mA	milliampere
MHz	megahertz
ns	nanoseconds
pF	picofarads
V	volts
Ω	ohms
W	watts



# **Document History Page**

Document Title: CY62168DV30 MoBL <sup>®</sup> , 16-Mbit (2M x 8) MoBL <sup>®</sup> Static RAM Document Number: 38-05329				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	118409	09/30/02	GUG	New Data Sheet
*A	123693	02/05/03	DPM	Changed Advance Information to Preliminary Added package diagram
*B	126556	04/24/03	DPM	Minor change: Change sunset owner from DPM to HRT
*C	132869	01/15/04	XRJ	Changed Preliminary to Final
*D	272589	See ECN	PCI	Updated Final data sheet and added Pb-free package.
*E	335864	See ECN	PCI	Removed redundant packages from Ordering Information Table Added Address $A_{20}$ to ball G2 in the Pin Configuration
*F	492895	See ECN	VKN	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed 70 ns speed bin Removed L power bin from product offering Updated Ordering Information Table
*G	2914085	04/15/10	NIKM	Removed inactive part from Ordering Information. Updated Packaging Information
*H	3070774	10/27/2010	RAME	Updated Template Added Acronyms and Units of Measure Added Ordering Code Definition Converted all tablenotes to footnote as per latest template
*	3090588	11/19/2010	AJU	Post to external web.



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2002-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number : 38-05329 Rev. \*I

#### Revised November 19, 2010

Page 13 of 13

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are trademarks of their respective holders